JP2999357B2 - Manufacturing method of multilayer electronic component - Google Patents

Manufacturing method of multilayer electronic component

Info

Publication number
JP2999357B2
JP2999357B2 JP5332166A JP33216693A JP2999357B2 JP 2999357 B2 JP2999357 B2 JP 2999357B2 JP 5332166 A JP5332166 A JP 5332166A JP 33216693 A JP33216693 A JP 33216693A JP 2999357 B2 JP2999357 B2 JP 2999357B2
Authority
JP
Japan
Prior art keywords
groove
conductor layer
forming
sheet
electronic component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP5332166A
Other languages
Japanese (ja)
Other versions
JPH07192954A (en
Inventor
睦士 中澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiyo Yuden Co Ltd
Original Assignee
Taiyo Yuden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiyo Yuden Co Ltd filed Critical Taiyo Yuden Co Ltd
Priority to JP5332166A priority Critical patent/JP2999357B2/en
Publication of JPH07192954A publication Critical patent/JPH07192954A/en
Application granted granted Critical
Publication of JP2999357B2 publication Critical patent/JP2999357B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36Removing material
    • B23K26/362Laser etching
    • B23K26/364Laser etching for making a groove or trench, e.g. for scribing a break initiation groove

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、積層構造の導体を内蔵
した積層チップインダクタ,積層トランス,LC複合部
品等の積層型電子部品に有用な製造方法に関するもので
ある。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a manufacturing method useful for a multilayer electronic component such as a multilayer chip inductor, a multilayer transformer, an LC composite component and the like having a built-in multilayer conductor.

【0002】[0002]

【従来の技術】この種の積層型電子部品、例えば積層チ
ップインダクタは、図7に示すように未焼成の磁性体シ
ート1〜4及び10〜12と、同シートにスルーホール
と各種パターン形状のコイル用導体層P5〜P9を設け
て形成されたシート5〜9とを用意し、これらを同図右
側に示す所定の順序で積層して熱圧着した後に焼成し、
焼成後の積層チップの表面に外部電極となる導電ペース
トを塗布し焼き付けることで製造されている。シート5
〜8を介し隣接する導体層P5〜P9はスルーホールを
介してコイル状に接続され、これにより積層チップ内に
所定周回のコイル導体が形成される。図面では説明上1
部品に対応するものを示してあるが、実際の各シートは
多数の部品に対応する大きさを有し、導体層等も部品取
得個数分だけ形成されており、積層,圧着後に部品寸法
に切断してから焼成される。
2. Description of the Related Art As shown in FIG. 7, a multilayer electronic component of this kind, for example, a multilayer chip inductor, has unfired magnetic sheets 1 to 4 and 10 to 12 and through holes and various pattern shapes formed on the sheets. Sheets 5 to 9 formed by providing coil conductor layers P5 to P9 are prepared, stacked in a predetermined order shown on the right side of the drawing, thermocompressed, and fired.
It is manufactured by applying and baking a conductive paste to be an external electrode on the surface of the laminated chip after firing. Sheet 5
The conductor layers P5 to P9 adjacent to each other via the through-holes 8 to 8 are connected in the form of a coil through through-holes, whereby a coil conductor having a predetermined number of turns is formed in the laminated chip. In the drawings, 1
Parts corresponding to parts are shown, but each actual sheet has a size corresponding to many parts, and conductor layers etc. are formed by the number of parts acquired, and cut into parts dimensions after lamination and crimping And then fired.

【0003】上記の導体層P5〜P9は、通常、導電ペ
ーストを各シート5〜9の上面に所定パターン形状でス
クリーン印刷することにより形成されているため、換言
すれば各シート5〜9の上面に導体層P5〜P9がその
厚さ分だけ突出してしまうことから、コイル導体の周回
数を増加してインダクタンス拡大に対応させたり、導体
層P5〜P9の厚さを増加して許容電流拡大に対応させ
ようとすると、周回数増加分及び厚さ増加分だけ部品寸
法が大きくなってしまう。
The conductor layers P5 to P9 are usually formed by screen-printing a conductive paste on the upper surface of each of the sheets 5 to 9 in a predetermined pattern shape. Since the conductor layers P5 to P9 protrude by the thickness of the coil conductor, the number of turns of the coil conductor is increased to cope with an increase in inductance, or the thickness of the conductor layers P5 to P9 is increased to increase the allowable current. Attempting to cope with this will increase the component dimensions by the number of turns and the increase in thickness.

【0004】これら事情に係り、特開平3−21960
5号公報にはその解決方法の一例が示されている。同公
報に開示された方法は、図8及び図9に示すように導体
層形成前のシートSの上面に金型押圧によって導体層P
に対応する溝Dを予め形成し、該溝D内に導電ペースト
を印刷して導体層Pを形成したものであり、該方法によ
れば溝Dの深さ分だけ導体層Pの突出高さを低くするこ
とができ、コイル導体の周回数を増加する場合や導体層
Pの厚さを増加する場合でも部品寸法が大きくならな
い。
[0004] Under these circumstances, Japanese Patent Laid-Open Publication No.
No. 5 discloses an example of the solution. In the method disclosed in the publication, as shown in FIGS. 8 and 9, the conductive layer P
Are formed in advance, and a conductive paste is printed in the groove D to form the conductor layer P. According to the method, the protrusion height of the conductor layer P is increased by the depth of the groove D. Can be reduced, and the component dimensions do not increase even when the number of turns of the coil conductor is increased or when the thickness of the conductor layer P is increased.

【0005】[0005]

【発明が解決しようとする課題】しかしながら、導体層
形成に厚膜法を利用する以上は、上記のように溝D内に
導体層Pを形成する場合でもその全部を該溝D内に納め
入れることは不可能であり、図9に示すように導体層P
の上面部分がシート上面から僅かに突出してしまう。
However, in the case where the thick film method is used for forming the conductor layer, even when the conductor layer P is formed in the groove D as described above, the entirety is accommodated in the groove D. Is impossible, and as shown in FIG.
The upper surface portion slightly protrudes from the upper surface of the sheet.

【0006】つまり、導体層形成後のシートSを積層し
圧着すると、図10に示すように上側シートSの導体層
接触部分に応力が集中して同部分が高密度化され、焼成
後の透磁率が変化して電気特性にばらつきを生じる問題
点がある。上記の問題は積層チップインダクタに限ら
ず、同様の積層構造の導体を内蔵した積層トランス,L
C複合部品等の他の積層型電子部品にも生じ得る。
That is, when the sheets S after the formation of the conductor layer are laminated and pressed, the stress is concentrated on the contact portion of the upper sheet S with the conductor layer as shown in FIG. There is a problem that the magnetic susceptibility changes and the electrical characteristics vary. The above problem is not limited to the multilayer chip inductor, but a multilayer transformer having a built-in conductor having a similar multilayer structure, L
It can also occur in other laminated electronic components such as C composite components.

【0007】本発明は上記問題点に鑑みてなされたもの
で、その目的とするところのは、電気特性が安定し、且
つ小型化が可能な積層型電子部品の製造方法を提供する
ことにある。
SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and an object of the present invention is to provide a method of manufacturing a laminated electronic component which has stable electric characteristics and can be reduced in size. .

【0008】[0008]

【課題を解決するための手段】上記目的を達成するた
め、請求項1の発明は、グリーンシートの表面に溝を形
成する工程と、該溝内に厚膜法によって導体層を形成す
る工程と、これら工程を経て得られた複数のグリーンシ
ートを積層,圧着する工程とを具備した積層型電子部品
の製造方法において、上記溝形成工程で溝内面に凹凸を
設けた、ことをその特徴としている。
In order to achieve the above object, the invention of claim 1 includes a step of forming a groove on the surface of a green sheet, and a step of forming a conductor layer in the groove by a thick film method. A method of manufacturing a laminated electronic component, comprising the steps of laminating and pressing a plurality of green sheets obtained through these steps, wherein irregularities are provided on the inner surface of the groove in the groove forming step. .

【0009】請求項2の発明は、グリーンシートの表面
に溝を形成する工程と、該溝内に厚膜法によって導体層
を形成する工程と、これら工程を経て得られた複数のグ
リーンシートを積層,圧着する工程とを具備した積層型
電子部品の製造方法において、上記溝形成工程で形成さ
れる溝の幅を、導体層形成工程で形成される導体層の幅
よりも大きくした、ことをその特徴としている。
According to a second aspect of the present invention, there is provided a step of forming a groove on the surface of a green sheet, a step of forming a conductor layer in the groove by a thick film method, and a step of forming a plurality of green sheets obtained through these steps. In the method for manufacturing a laminated electronic component including the steps of laminating and crimping, the width of the groove formed in the groove forming step is larger than the width of the conductor layer formed in the conductor layer forming step. Its features.

【0010】請求項3の発明は、グリーンシートの表面
に溝を形成する工程と、該溝内に厚膜法によって導体層
を形成する工程と、これら工程を経て得られた複数のグ
リーンシートを積層,圧着する工程とを具備した積層型
電子部品の製造方法において、上記溝形成工程で溝開口
端に面取り部を設けた、ことをその特徴としている。
According to a third aspect of the present invention, there is provided a process of forming a groove on the surface of a green sheet, a step of forming a conductor layer in the groove by a thick film method, and a method of forming a plurality of green sheets obtained through these steps. A method for manufacturing a laminated electronic component, comprising a step of laminating and crimping, wherein a chamfered portion is provided at a groove opening end in the groove forming step.

【0011】[0011]

【作用】請求項1の発明では、導体層を受容する溝内面
に凹凸を設けてあるので、溝内面の凹凸と導体層との間
に形成される隙間に導体層の一部を侵入させることで圧
着時にシートの導体層接触部分に加わる応力を軽減して
同部分の高密度化を防止できる。
According to the first aspect of the present invention, since the inner surface of the groove for receiving the conductor layer is provided with irregularities, a part of the conductor layer is caused to enter a gap formed between the irregularity on the inner surface of the groove and the conductor layer. Thus, the stress applied to the conductor layer contact portion of the sheet during crimping can be reduced, and the density of the same portion can be prevented.

【0012】請求項2の発明では、導体層を受容する溝
幅を該導体層の幅よりも大きくしてあるので、溝内の幅
方向の面と導体層との間に形成される隙間に導体層の一
部を侵入させることで圧着時にシートの導体層接触部分
に加わる応力を軽減して同部分の高密度化を防止でき
る。
According to the second aspect of the present invention, since the width of the groove for receiving the conductor layer is made larger than the width of the conductor layer, the gap formed between the widthwise surface in the groove and the conductor layer is formed. By invading a part of the conductor layer, the stress applied to the conductor layer contact portion of the sheet at the time of pressure bonding can be reduced, and the density of the portion can be prevented.

【0013】請求項3の発明では、導体層を受容する溝
の開口端に面取り部を設けてあるので、溝開口端の面取
り部と導体層との間に形成される隙間に導体層の一部を
侵入させることで圧着時にシートの導体層接触部分に加
わる応力を軽減して同部分の高密度化を防止できる。
According to the third aspect of the present invention, since the chamfered portion is provided at the opening end of the groove for receiving the conductor layer, the gap between the chamfered portion at the groove opening end and the conductor layer has one side of the conductor layer. By invading the portion, the stress applied to the conductor layer contact portion of the sheet during pressure bonding can be reduced, and high density of the portion can be prevented.

【0014】[0014]

【実施例】図1及び図2は本発明の第1実施例に係るも
ので、図1はシートの部分断面図、図2は溝内に導体層
を形成した状態を示す図である。
1 and 2 relate to a first embodiment of the present invention. FIG. 1 is a partial sectional view of a sheet, and FIG. 2 is a view showing a state in which a conductor layer is formed in a groove.

【0015】シートSはNi−Zn−Cu系フェライト
等の粉末をバインダーと混合して調製したスラリーを材
料とし、ドクターブレード法によってPET等の可撓性
フィルムの上面に数十μm程度の厚さで塗工することで
形成されている。このシートSの上面には導体層の印刷
形状とほぼ合致する溝D1が所定の深さ寸法で形成され
ており、また該溝D1の内面には多数の凹凸D1aが設
けられている。凹凸部D1aの形状は図示例のようなラ
ンダム状のものの他、規則的なものであってもよい。
The sheet S is made of a slurry prepared by mixing a powder of Ni—Zn—Cu ferrite or the like with a binder, and has a thickness of about several tens μm on an upper surface of a flexible film such as PET by a doctor blade method. It is formed by coating with. On the upper surface of the sheet S, a groove D1 substantially matching the printed shape of the conductor layer is formed with a predetermined depth dimension, and a large number of irregularities D1a are provided on the inner surface of the groove D1. The shape of the uneven portion D1a may be a regular shape other than the random shape as shown in the illustrated example.

【0016】上記の溝D1は好ましくはレーザ光照射、
詳しくはYAGレーザ等のレーザ光源から発振されたノ
ーマルパルスのレーザ光を導体層と相似形の透光部を有
するマスクに照射し、該透光部を通過した光をレンズで
集光してシートSの上面に導体層と同形状で結像させ、
該部分を溶融,気化することで形成される。溝D1の深
さはレーザ光出力によって調整することができ、また凹
凸部D1aはレーザ光照射時に発生する溶融残留物を排
除せずそのまま溝D1内に残す方法や、レーザ光照射で
溝D1を形成した後に凹凸面を有する金型で溝内面を軽
く押圧する方法等によって簡単に形成することができ
る。
The groove D1 is preferably irradiated with a laser beam,
Specifically, a laser beam of a normal pulse oscillated from a laser light source such as a YAG laser is irradiated on a mask having a light-transmitting portion similar in shape to the conductor layer, and the light passing through the light-transmitting portion is condensed by a lens to form a sheet. An image is formed on the upper surface of S in the same shape as the conductor layer,
It is formed by melting and vaporizing the portion. The depth of the groove D1 can be adjusted by the laser light output, and the uneven portion D1a does not remove the molten residue generated at the time of laser light irradiation but leaves the groove D1 as it is, or the groove D1 is irradiated with the laser light. After the formation, it can be easily formed by, for example, a method of lightly pressing the inner surface of the groove with a mold having an uneven surface.

【0017】図示を省略したがシートSには必要に応じ
て導体層接続用のスルーホールが溝D1の一部と交錯す
るように形成されており、該スルーホール形成には上記
同様のレーザ光照射が利用される。
Although not shown, a through hole for connecting a conductor layer is formed in the sheet S so as to intersect with a part of the groove D1 as necessary. Irradiation is used.

【0018】コイル用導体層PはAg等の粉末をバイン
ダーと混合して調製した導電ペーストを材料とし、スク
リーン印刷等の厚膜法によって上記溝D1内に所定のパ
ターン形状で印刷することで形成されている。シートS
にスルーホールが形成されている場合はこの導体層形成
と同時に該スルーホール内に導電ペーストが充填され
る。この導体層Pは大部分を溝D1内に受容されその上
面部分をシートSの上面から僅かに突出しており、また
該導体層Pと溝D1内面の凹凸部D1aとの間には該凹
凸部D1aの窪みに応じた多数の隙間Eが形成される。
The coil conductor layer P is formed by printing a predetermined pattern in the groove D1 by a thick film method such as screen printing using a conductive paste prepared by mixing a powder such as Ag with a binder. Have been. Sheet S
When a through hole is formed in the through hole, a conductive paste is filled in the through hole at the same time as the formation of the conductor layer. Most of the conductor layer P is received in the groove D1 and its upper surface slightly protrudes from the upper surface of the sheet S. Further, the uneven portion is provided between the conductive layer P and the uneven portion D1a on the inner surface of the groove D1. A large number of gaps E corresponding to the depressions D1a are formed.

【0019】導体層形成後のシートSの上に他のシート
を積層し圧着すると、該圧着力により導体層Pの凹凸部
近傍部分が上記隙間E内に侵入して該導体層Pの上面が
降下し、これにより圧着時に上側シートの導体層接触部
分に加わる応力が軽減され同部分の高密度化が防止され
る。
When another sheet is laminated and pressed on the sheet S after the conductor layer is formed, a portion near the concave and convex portion of the conductor layer P penetrates into the gap E due to the pressing force, and the upper surface of the conductor layer P As a result, the stress applied to the conductor layer contact portion of the upper sheet during crimping is reduced, and the density of the portion is prevented from increasing.

【0020】本実施例によれば、溝D1の深さ分だけ導
体層Pの突出高さを低くできるので、コイル導体の周回
数を増加してインダクタンス拡大に対応させる場合や導
体層Pの厚さを増加して許容電流拡大に対応させる場合
でも部品寸法が大きくならず、部品の小型化に貢献でき
ると共に、圧着時に積層ずれを生じ難い。
According to the present embodiment, the protruding height of the conductor layer P can be reduced by the depth of the groove D1, so that the number of turns of the coil conductor can be increased to cope with an increase in inductance or the thickness of the conductor layer P can be reduced. Even if the tolerance is increased to increase the allowable current, the dimensions of the components are not increased, which can contribute to the miniaturization of the components and hardly cause the stacking misalignment during crimping.

【0021】また、溝D1内面の凹凸部D1aと導体層
Pとの間に形成される隙間Eに該導体層Pの一部を侵入
させることで圧着時に上側シートの導体層接触部分に加
わる応力を軽減して同部分の高密度化を防止できるの
で、焼成後の透磁率変化を回避して安定した電気特性を
得ることができる。
Further, by applying a part of the conductor layer P to the gap E formed between the concave and convex portion D1a on the inner surface of the groove D1 and the conductor layer P, the stress applied to the conductor layer contact portion of the upper sheet at the time of pressure bonding. Therefore, it is possible to prevent the density of the same portion from being increased, so that it is possible to obtain a stable electric characteristic by avoiding a change in the magnetic permeability after firing.

【0022】更に、レーザ光照射によりシートSの一部
を除去して溝D1を形成しているので、金型押圧により
溝を形成する場合のように溝底面部分が高密度化され
ず、また復元等による溝寸法変化を防止でき、上記の特
性安定化に貢献できる。
Further, since the groove D1 is formed by removing a part of the sheet S by irradiating a laser beam, the groove bottom portion is not densified as in the case of forming the groove by pressing a mold. A change in the groove dimension due to restoration or the like can be prevented, and this can contribute to the stabilization of the characteristics.

【0023】図3及び図4は本発明の第2実施例に係る
もので、図3はシートの部分断面図、図4は溝内に導体
層を形成した状態を示す図である。
FIGS. 3 and 4 relate to a second embodiment of the present invention. FIG. 3 is a partial sectional view of a sheet, and FIG. 4 is a view showing a state where a conductor layer is formed in a groove.

【0024】シートSは第1実施例同様のスラリーをド
クターブレード法によってフィルム上面に塗工すること
で形成されている。このシートSの上面には導体層の印
刷形状よりも幅寸法が大きな溝D2が所定の深さ寸法で
形成されている。この溝D2は第1実施例同様のレーザ
光照射によって形成されるもので、またシートSには必
要に応じて導体層接続用のスルーホールが形成される。
The sheet S is formed by applying the same slurry as in the first embodiment to the upper surface of the film by the doctor blade method. On the upper surface of the sheet S, a groove D2 having a larger width than the printed shape of the conductor layer is formed with a predetermined depth. The groove D2 is formed by the same laser beam irradiation as in the first embodiment, and a through hole for connecting a conductor layer is formed in the sheet S as necessary.

【0025】コイル用導体層Pは第1実施例同様の導電
ペーストを厚膜法によって上記溝D2内に該溝D2より
も幅寸法が小さなパターン形状で印刷することで形成さ
れている。シートSにスルーホールが形成されている場
合はこの導体層形成と同時に該スルーホール内に導電ペ
ーストが充填される。この導体層Pは大部分を溝D1内
に受容されその上面部分をシートSの上面から僅かに突
出しており、また該導体層Pと溝D2内の幅方向の面と
の間には両者の幅寸法の差に基づく隙間Eが形成され
る。
The coil conductor layer P is formed by printing the same conductive paste as in the first embodiment in the groove D2 in a pattern shape having a smaller width than the groove D2 by a thick film method. When a through hole is formed in the sheet S, the conductive paste is filled in the through hole at the same time as the formation of the conductor layer. Most of the conductor layer P is received in the groove D1 and its upper surface portion slightly protrudes from the upper surface of the sheet S. Further, between the conductor layer P and the widthwise surface in the groove D2, both of them are provided. A gap E is formed based on the difference in the width dimension.

【0026】導体層形成後のシートSの上に他のシート
を積層し圧着すると、該圧着力により導体層Pの幅方向
部分が上記隙間E内に侵入して該導体層Pの上面が降下
し、これにより圧着時に上側シートの導体層接触部分に
加わる応力が軽減され同部分の高密度化が防止される。
本実施例でも第1実施例と同様の効果を得ることができ
る。
When another sheet is laminated and pressed on the sheet S on which the conductor layer is formed, the crimping force causes the widthwise portion of the conductor layer P to enter the gap E and lower the upper surface of the conductor layer P. However, this reduces the stress applied to the conductor layer contact portion of the upper sheet during crimping, thereby preventing the portion from having a higher density.
In this embodiment, the same effects as in the first embodiment can be obtained.

【0027】図5及び図6は本発明の第3実施例に係る
もので、図5はシートの部分断面図、図6は溝内に導体
層を形成した状態を示す図である。
FIGS. 5 and 6 relate to a third embodiment of the present invention. FIG. 5 is a partial sectional view of a sheet, and FIG. 6 is a view showing a state in which a conductor layer is formed in a groove.

【0028】シートSは第1実施例同様のスラリーをド
クターブレード法によってフィルム上面に塗工すること
で形成されている。このシートSの上面には導体層の印
刷形状とほぼ合致する溝D3が所定の深さ寸法で形成さ
れており、また該溝D3の開口端に曲面状の面取り部D
3aが該溝D3に沿って設けられている。面取り部D3
aの形状は図示例のような曲面状のものの他、テーパ状
のものであってもよい。この溝D3は第1実施例同様の
レーザ光照射によって形成されるもので、またシートS
には必要に応じて導体層接続用のスルーホールが形成さ
れる。
The sheet S is formed by applying the same slurry as in the first embodiment to the upper surface of the film by the doctor blade method. On the upper surface of the sheet S, a groove D3 substantially conforming to the printed shape of the conductor layer is formed with a predetermined depth, and a curved chamfered portion D is formed at an open end of the groove D3.
3a is provided along the groove D3. Chamfer D3
The shape of a may be a tapered shape in addition to a curved shape as shown in the illustrated example. The groove D3 is formed by the same laser beam irradiation as in the first embodiment.
A through-hole for connecting the conductor layer is formed as necessary.

【0029】コイル用導体層Pは第1実施例同様の導電
ペーストを厚膜法によって上記溝D3内に所定のパター
ン形状で印刷することで形成されている。シートSにス
ルーホールが形成されている場合はこの導体層形成と同
時に該スルーホール内に導電ペーストが充填される。こ
の導体層Pは大部分を溝D1内に受容されその上面部分
をシートSの上面から僅かに突出しており、また該導体
層Pと溝D1開口端の面取り部D3aとの間には該面取
り部D3aの大きさに応じた隙間Eが形成される。
The coil conductor layer P is formed by printing the same conductive paste as in the first embodiment in a predetermined pattern in the groove D3 by a thick film method. When a through hole is formed in the sheet S, the conductive paste is filled in the through hole at the same time as the formation of the conductor layer. Most of the conductor layer P is received in the groove D1 and its upper surface portion slightly protrudes from the upper surface of the sheet S, and the chamfer D3a between the conductor layer P and the opening end of the groove D1 is chamfered. A gap E corresponding to the size of the portion D3a is formed.

【0030】導体層形成後のシートSの上に他のシート
を積層し圧着すると、該圧着力により導体層Pの面取り
部近傍部分が上記隙間E内に侵入して該導体層Pの上面
が降下し、これにより圧着時に上側シートの導体層接触
部分に加わる応力が軽減され同部分の高密度化が防止さ
れる。本実施例でも第1実施例と同様の効果を得ること
ができる。
When another sheet is laminated and pressed on the sheet S after the formation of the conductor layer, the portion near the chamfered portion of the conductor layer P penetrates into the gap E due to the compression force, and the upper surface of the conductor layer P is As a result, the stress applied to the conductor layer contact portion of the upper sheet during crimping is reduced, and the density of the portion is prevented from increasing. In this embodiment, the same effects as in the first embodiment can be obtained.

【0031】以上、本発明を積層チップインダクタに適
用した例を示したが、本発明はグリーンシートの溝内に
導体層を形成するようにした他の積層型電子部品、例え
ば積層トランス,LC複合部品等にも幅広く適用でき同
様の効果を得ることができる。
Although an example in which the present invention is applied to a multilayer chip inductor has been described above, the present invention relates to another multilayer electronic component in which a conductor layer is formed in a groove of a green sheet, for example, a multilayer transformer, an LC composite. It can be widely applied to parts and the like, and the same effect can be obtained.

【0032】[0032]

【発明の効果】以上詳述したように、本発明によれば、
溝深さ分だけ導体層の突出高さを低くできるので、導体
層の厚さを増加して許容電流拡大に対応させる場合等で
も部品寸法が大きくならず、部品の小型化に貢献できる
と共に、圧着時に積層ずれを生じ難い。また、溝内に形
成された導体層の一部を各隙間に侵入させることで圧着
時にシートの導体層接触部分に加わる応力を軽減して同
部分の高密度化を防止し、安定した電気特性を得ること
ができる。
As described in detail above, according to the present invention,
Since the protruding height of the conductor layer can be reduced by the depth of the groove, the component dimensions do not increase even when the thickness of the conductor layer is increased to cope with the increase in allowable current, and it is possible to contribute to the miniaturization of components, It is unlikely to cause stacking misalignment during crimping. In addition, by injecting a part of the conductor layer formed in the groove into each gap, the stress applied to the conductor layer contact part of the sheet during crimping is reduced, preventing the same part from becoming denser, and stable electrical characteristics Can be obtained.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1実施例に係るシートの部分断面図FIG. 1 is a partial cross-sectional view of a seat according to a first embodiment of the present invention.

【図2】溝内に導体層を形成した状態を示す図FIG. 2 is a diagram showing a state where a conductor layer is formed in a groove;

【図3】本発明の第2実施例に係るシートの部分断面図FIG. 3 is a partial sectional view of a seat according to a second embodiment of the present invention.

【図4】溝内に導体層を形成した状態を示す図FIG. 4 is a view showing a state where a conductor layer is formed in a groove;

【図5】本発明の第3実施例に係るシートの部分断面図FIG. 5 is a partial sectional view of a seat according to a third embodiment of the present invention.

【図6】溝内に導体層を形成した状態を示す図FIG. 6 is a view showing a state where a conductor layer is formed in a groove;

【図7】積層チップインダクタの製造手順を示す図FIG. 7 is a diagram showing a manufacturing procedure of the multilayer chip inductor.

【図8】従来例を示すシートの上面図FIG. 8 is a top view of a sheet showing a conventional example.

【図9】図8のA−A線拡大断面図FIG. 9 is an enlarged sectional view taken along line AA of FIG. 8;

【図10】従来例の問題点を説明するための図FIG. 10 is a diagram for explaining a problem of a conventional example.

【符号の説明】[Explanation of symbols]

S…シート、D1,D2,D3…溝、D1a…凹凸部、
D3a…面取り部、E…隙間、P…導体層。
S: sheet, D1, D2, D3: groove, D1a: uneven portion,
D3a: chamfer, E: gap, P: conductor layer.

───────────────────────────────────────────────────── フロントページの続き (56)参考文献 特開 平7−106173(JP,A) 特開 昭49−73669(JP,A) 特開 平3−219605(JP,A) 特開 平3−153308(JP,A) 特開 平2−63106(JP,A) 特開 平3−116799(JP,A) 特開 昭62−172794(JP,A) 特開 平5−112894(JP,A) (58)調査した分野(Int.Cl.7,DB名) H01F 17/04,41/04 H05K 3/46 ────────────────────────────────────────────────── ─── Continuation of the front page (56) References JP-A-7-106173 (JP, A) JP-A-49-73669 (JP, A) JP-A-3-219605 (JP, A) JP-A-3-106605 153308 (JP, A) JP-A-2-63106 (JP, A) JP-A-3-116799 (JP, A) JP-A-62-172794 (JP, A) JP-A-5-112894 (JP, A) (58) Field surveyed (Int.Cl. 7 , DB name) H01F 17 / 04,41 / 04 H05K 3/46

Claims (5)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 グリーンシートの表面に溝を形成する工
程と、該溝内に厚膜法によって導体層を形成する工程
と、これら工程を経て得られた複数のグリーンシートを
積層,圧着する工程とを具備した積層型電子部品の製造
方法において、 上記溝形成工程で溝内面に、シート圧着時に導体層の一
部が侵入するための凹凸を設けた、 ことを特徴とする積層型電子部品の製造方法。
1. A step of forming a groove on the surface of a green sheet, a step of forming a conductor layer in the groove by a thick film method, and a step of laminating and pressing a plurality of green sheets obtained through these steps. The method of manufacturing a laminated electronic component, comprising :
A method for manufacturing a multilayer electronic component, wherein unevenness is provided for a part to enter .
【請求項2】 グリーンシートの表面に溝を形成する工
程と、該溝内に厚膜法によって導体層を形成する工程
と、これら工程を経て得られた複数のグリーンシートを
積層,圧着する工程とを具備した積層型電子部品の製造
方法において、 上記溝形成工程で形成される溝の幅を、導体層形成工程
で形成される導体層の幅よりも大きくすることで、シー
ト圧着時に導体層の一部が侵入するための隙間を上記溝
内面と導体層との間に形成した、 ことを特徴とする積層型電子部品の製造方法。
2. A step of forming a groove on the surface of the green sheet, a step of forming a conductor layer in the groove by a thick film method, and a step of laminating and pressing a plurality of green sheets obtained through these steps. the method of manufacturing a multilayer electronic component comprising the door, the width of the groove formed in the groove forming step is made larger than the width of the conductor layer formed in the conductive layer forming step, sea
The gap for allowing a part of the conductor layer to enter during crimping
A method for manufacturing a laminated electronic component, wherein the method is formed between an inner surface and a conductor layer .
【請求項3】 グリーンシートの表面に溝を形成する工
程と、該溝内に厚膜法によって導体層を形成する工程
と、これら工程を経て得られた複数のグリーンシートを
積層,圧着する工程とを具備した積層型電子部品の製造
方法において、 上記溝形成工程で溝開口端に面取り部を設けることで、
シート圧着時に導体層の一部が侵入するための隙間を上
記面取り部と導体層との間に形成した、 ことを特徴とする積層型電子部品の製造方法。
3. A step of forming a groove on the surface of the green sheet, a step of forming a conductor layer in the groove by a thick film method, and a step of laminating and crimping a plurality of green sheets obtained through these steps. the method of manufacturing a multilayer electronic component comprising the door, in Rukoto a chamfered portion is provided in the groove open end in the groove forming step,
Clear the gap for part of the conductor layer to enter during sheet crimping
A method for manufacturing a laminated electronic component, wherein the method is formed between a chamfered portion and a conductor layer .
【請求項4】 導体層形成工程で形成される導体層の厚
さを、溝形成工程で形成される溝の深さよりも大きくし
た、 ことを特徴とする請求項1乃至3の何れか1項記載の積
層型電子部品の製造方法。
4. The semiconductor device according to claim 1, wherein the thickness of the conductor layer formed in the conductor layer forming step is larger than the depth of the groove formed in the groove forming step. The manufacturing method of the laminated electronic component as described in the above.
【請求項5】 溝をレーザ光照射によって形成した、 ことを特徴とする請求項1乃至4の何れか1項記載の積
層型電子部品の製造方法。
5. The method according to claim 1, wherein the groove is formed by irradiating a laser beam.
JP5332166A 1993-12-27 1993-12-27 Manufacturing method of multilayer electronic component Expired - Fee Related JP2999357B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5332166A JP2999357B2 (en) 1993-12-27 1993-12-27 Manufacturing method of multilayer electronic component

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5332166A JP2999357B2 (en) 1993-12-27 1993-12-27 Manufacturing method of multilayer electronic component

Publications (2)

Publication Number Publication Date
JPH07192954A JPH07192954A (en) 1995-07-28
JP2999357B2 true JP2999357B2 (en) 2000-01-17

Family

ID=18251898

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5332166A Expired - Fee Related JP2999357B2 (en) 1993-12-27 1993-12-27 Manufacturing method of multilayer electronic component

Country Status (1)

Country Link
JP (1) JP2999357B2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5948200A (en) 1996-07-26 1999-09-07 Taiyo Yuden Co., Ltd. Method of manufacturing laminated ceramic electronic parts
US6820320B2 (en) 1998-07-06 2004-11-23 Tdk Corporation Process of making an inductor device
US6345434B1 (en) 1998-07-06 2002-02-12 Tdk Corporation Process of manufacturing an inductor device with stacked coil pattern units
US6362716B1 (en) 1998-07-06 2002-03-26 Tdk Corporation Inductor device and process of production thereof
JP2005167029A (en) * 2003-12-03 2005-06-23 Tdk Corp Laminated inductor
JP2011029222A (en) * 2009-07-21 2011-02-10 Murata Mfg Co Ltd Electronic component
KR20130017598A (en) * 2011-08-11 2013-02-20 삼성전기주식회사 Coil device and manufacturing method thereof
CN109923950B (en) * 2016-11-11 2021-09-21 株式会社村田制作所 Ceramic substrate and method for manufacturing ceramic substrate

Also Published As

Publication number Publication date
JPH07192954A (en) 1995-07-28

Similar Documents

Publication Publication Date Title
CN107403678B (en) Laminated coil component
US6544365B2 (en) Method of producing laminated ceramic electronic component
JP5100989B2 (en) Component built-in wiring board
JP2005072095A (en) Electronic circuit unit and manufacturing method therefor
KR100721322B1 (en) Career film for ceramic green sheet, method of manufacturing ceramic green sheet using the same and electronic parts manufacturing method
JP2999357B2 (en) Manufacturing method of multilayer electronic component
JPH09270540A (en) Laminated piezoelectric actuator element and manufacturing method thereof
JP2002353071A (en) Composite electronic component and manufacturing method therefor
US11456109B2 (en) Coil component
EP1229770B1 (en) Method for manufacturing printed-circuit board
JP2002319519A (en) Laminated ceramic electronic component and method of manufacturing it
US7540931B2 (en) Method of producing ceramic green sheet and method of producing electronic component using this ceramic green sheet
JP2000173835A (en) Laminated electronic component and manufacture thereof
JP2001358018A (en) Laminated ceramic electronic component
JPH10241992A (en) Laminated capacitor and its trimming method
JP2001307937A (en) Method of manufacturing laminated ceramic electronic part
JP2561643B2 (en) Laser processing method of green sheet for ceramic electronic parts and manufacturing method of laminated ceramic electronic parts
JP3497789B2 (en) Method for processing through holes in ceramic green sheets
JP4015858B2 (en) A method of manufacturing a multilayer printed wiring board with a built-in chip resistor.
JP2002270459A (en) Manufacturing method for laminated ceramic electronic component
JP2006229015A (en) Manufacturing method of laminated electronic component
JP3433816B2 (en) Coil component and its manufacturing method
JP3582480B2 (en) Screen printing plate, screen printing method, and multilayer capacitor
JPH11111551A (en) Production of laminated electrical component
JP3423445B2 (en) LAMINATED COMPONENT AND ITS MANUFACTURING METHOD

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19991005

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081105

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091105

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091105

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101105

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111105

Year of fee payment: 12

LAPS Cancellation because of no payment of annual fees