JP2976530B2 - Dry etching method of III / V compound semiconductor - Google Patents

Dry etching method of III / V compound semiconductor

Info

Publication number
JP2976530B2
JP2976530B2 JP2416932A JP41693290A JP2976530B2 JP 2976530 B2 JP2976530 B2 JP 2976530B2 JP 2416932 A JP2416932 A JP 2416932A JP 41693290 A JP41693290 A JP 41693290A JP 2976530 B2 JP2976530 B2 JP 2976530B2
Authority
JP
Japan
Prior art keywords
iii
etching
mask
compound semiconductor
group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2416932A
Other languages
Japanese (ja)
Other versions
JPH04234114A (en
Inventor
▲隆▼士 吉川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP2416932A priority Critical patent/JP2976530B2/en
Publication of JPH04234114A publication Critical patent/JPH04234114A/en
Application granted granted Critical
Publication of JP2976530B2 publication Critical patent/JP2976530B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、III /V族化合物半導
体のエッチング方法に関し特にエッチングマスクによる
汚染なしに行うエッチング方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of etching a group III / V compound semiconductor, and more particularly to an etching method performed without contamination by an etching mask.

【0002】[0002]

【従来の技術】III /V族化合物半導体のデバイス作製
のためにエッチングをおこなう際に、エッチングマスク
としてはフォトレジスト、SiO2のような無機物マス
ク、ニッケルなどの金属マスクなどが使われている。フ
ォトレジストは光によって構造を変化させる有機高分子
であり、パターニングが容易である特徴を持つ。無機物
マスクは熱に強い特徴を持つ。金属マスクはドライエッ
チング耐性が高い特徴を持つ。デバイスを作製する場
合、分子線エピタキシー(MBE)などの真空装置内で
層構造をつくった基板に上記のマスクを形成しエッチン
グをおこなう方法が一般的である。マスクの形成はフォ
トレジストはスピナーを用い、無機物マスクや金属マス
クは蒸着やCVDを用いる。
2. Description of the Related Art When etching is performed to manufacture a device of a III / V compound semiconductor, a photoresist, an inorganic mask such as SiO 2 , a metal mask such as nickel, etc. are used as an etching mask. Photoresist is an organic polymer whose structure is changed by light, and has a feature that patterning is easy. The inorganic mask has a feature that is strong against heat. The metal mask has a feature of high dry etching resistance. When manufacturing a device, a method is generally used in which the above-mentioned mask is formed on a substrate having a layered structure in a vacuum apparatus such as molecular beam epitaxy (MBE) and etching is performed. The mask is formed by using a spinner for the photoresist, and vapor deposition or CVD for the inorganic mask or the metal mask.

【0003】[0003]

【発明が解決しようとする課題】上記のマスク形成のた
めには、真空装置内で作った基板を大気中へ出さなくて
はならないので、大気中での酸化や表面汚染が問題とな
る。またフォトレジストは本質的に有機物であるのでII
I /V族化合物半導体にとってドーパントである炭素に
よる汚染が問題となる。また無機物マスクや金属マスク
もIII /V族化合物半導体にとっては不純物が付着する
わけでその汚染、およびエッチング後の除去も問題であ
る。このように従来のIII /V族化合物半導体のドライ
エッチング方法には解決すべき課題があった。
In order to form the above-mentioned mask, a substrate produced in a vacuum apparatus must be exposed to the atmosphere, and oxidation and surface contamination in the atmosphere pose a problem. Also, since photoresist is organic in nature, II
Contamination by carbon as a dopant poses a problem for I / V group compound semiconductors. Further, the inorganic mask and the metal mask also have impurities attached to the group III / V compound semiconductor, so that contamination and removal after etching are also problems. As described above, there is a problem to be solved in the conventional dry etching method for a III / V compound semiconductor.

【0004】[0004]

【課題を解決するための手段】本発明ではIII /V族化
合物半導体のエッチングに於て、V族元素の抜けたIII
族元素のドロプレット層を形成しそれをマスクにエッチ
ングをおこなう。
According to the present invention, in etching a III / V compound semiconductor, a III / V compound semiconductor containing a V element is removed.
A group element element droplet layer is formed, and etching is performed using the layer as a mask.

【0005】[0005]

【作用】V族元素の抜けたIII 族元素のドロプレット層
をエッチングマスクに用いた場合マスクによる汚染の問
題はない。またV族元素の抜けたIII 族元素のドロプレ
ット層は実施例で示すように真空装置内でも形成できる
のでサンプルの成長、加工、再成長を一貫して真空装置
内でおこなうことが可能となるので、大気中での酸化や
表面汚染の問題もなくなる。
When a group III element droplet layer from which a group V element has been removed is used as an etching mask, there is no problem of contamination by the mask. Further, since the group III element droplet layer from which the group V element has been removed can also be formed in a vacuum apparatus as shown in the embodiment, the growth, processing, and regrowth of the sample can be performed consistently in the vacuum apparatus. In addition, the problem of oxidation and surface contamination in the air is eliminated.

【0006】[0006]

【実施例】以下、実施例を挙げ、V族元素の抜けたIII
族元素のドロプレット層をマスクにしたIII /V族化合
物半導体のドライエッチング方法について図面を参照し
て説明する。図1はV族元素の抜けたIII 族元素のドロ
プレット層の形成方法を示している。III /V族化合物
半導体であるインジウムリン(InP)基板1に電子ビ
ーム(EB)3を照射すると、V族元素であるリン
(P)が脱離してIII 族元素であるインジウム(In)
のドロプレット層2ができる。
EXAMPLES Examples will now be given to illustrate the case where the group V element is removed.
A dry etching method for a III / V compound semiconductor using a group element droplet layer as a mask will be described with reference to the drawings. FIG. 1 shows a method of forming a group III element droplet layer from which a group V element has been removed. When an indium phosphide (InP) substrate 1, which is a III / V compound semiconductor, is irradiated with an electron beam (EB) 3, phosphorus (P), which is a Group V element, is desorbed and indium (In), which is a Group III element, is removed.
Is formed.

【0007】またEB照射を水素雰囲気中でおこなう
と、より効果的にPの脱離がおこなえる。
When EB irradiation is performed in a hydrogen atmosphere, P can be more effectively desorbed.

【0008】また基板を加熱することで、より効果的に
Pの脱離がおこなえる。
Further, by heating the substrate, P can be desorbed more effectively.

【0009】EB3を用いるとサブミクロンサイズの微
細加工が可能となるが、照射するビームはEBに限定さ
れず、例えばFocused Ion Beam(FI
B)やレーザー光線などでも差し支えない。
When EB3 is used, fine processing of a submicron size can be performed. However, the beam to be irradiated is not limited to EB. For example, Focused Ion Beam (FI)
B) or a laser beam may be used.

【0010】次に上記工程で形成したInのドロプレッ
ト層をマスクに例えば塩素イオンビームを用いた反応性
イオンビームエッチング(RIBE)をイオン引出し電
圧400V、エッチング室内圧力4×10-4torrでおこ
なうと図2のように、ドロプレット層2の下だけがエッ
チングされず、選択的なエッチングがおこなわれる。
Next, reactive ion beam etching (RIBE) using, for example, a chlorine ion beam is performed at an ion extraction voltage of 400 V and an etching chamber pressure of 4 × 10 -4 torr using the In droplet layer formed in the above process as a mask. As shown in FIG. 2, only the lower portion of the droplet layer 2 is not etched, and selective etching is performed.

【0011】エッチングガスは塩素に限定されず他のハ
ロゲンガスやメタン系、エタン系のガスなどでも差し支
えない。
The etching gas is not limited to chlorine, but may be another halogen gas, a methane-based gas or an ethane-based gas.

【0012】またドライエッチング方法もRIBEに限
定されず反応性イオンエッチング(RIE)やガスエッ
チング、ラジカルエッチングなど他のドライエッチング
方法でも差し支えない。
The dry etching method is not limited to RIBE, and other dry etching methods such as reactive ion etching (RIE), gas etching, and radical etching may be used.

【0013】このエッチング方法を用いると、図3のよ
うなMBE室5、EB室6、RIBE室7を搬送トンネ
ル8でつないだ装置を用いて、デバイスの成長、加工、
再成長をすべて高真空中でおこなうことが可能となる。
When this etching method is used, device growth, processing, and the like are performed using an apparatus in which the MBE chamber 5, the EB chamber 6, and the RIBE chamber 7 are connected by a transport tunnel 8 as shown in FIG.
All regrowth can be performed in a high vacuum.

【0014】単にV族元素の抜けたIII 族元素のドロプ
レット層を作るだけなら図4のように、従来のマスクで
パターンを作り、加熱するだけでもよい。これを水素雰
囲気中でおこなうとさらに効果的である。
To simply form a group III element droplet layer from which the group V element has been removed, a pattern may be formed using a conventional mask and heated, as shown in FIG. It is more effective to perform this in a hydrogen atmosphere.

【0015】ここではIII /V族化合物半導体としてI
nPを例にとったがGaAs,GaNなどの他のIII /
V族化合物半導体にも本発明は適用できる。
Here, a III / V compound semiconductor is represented by I
Although nP was taken as an example, other III /
The present invention can be applied to a group V compound semiconductor.

【0016】[0016]

【発明の効果】上記のようにV族元素の抜けたIII 族元
素のドロプレット層をマスクにエッチングをおこなうこ
とで、マスクによる汚染の問題が無くなる。さらに真空
一貫プロセスで成長、加工、再成長が可能となり大気中
での酸化や表面汚染の問題が無く再成長界面における界
面準位密度の低いデバイスを作製できる。
As described above, by performing etching using the group III element droplet layer from which the group V element has been removed as a mask, the problem of contamination by the mask is eliminated. Further, growth, processing, and regrowth can be performed by an integrated vacuum process, and a device having a low interface state density at a regrowth interface can be manufactured without problems of oxidation and surface contamination in the air.

【図面の簡単な説明】[Brief description of the drawings]

【図1】電子ビームによるインジウムドロプレット層形
成方法を示す図。
FIG. 1 is a diagram showing a method for forming an indium droplet layer by using an electron beam.

【図2】インジウムドロプレット層をマスクにした反応
性塩素イオンビームエッチングを示す図。
FIG. 2 is a diagram showing reactive chlorine ion beam etching using an indium droplet layer as a mask.

【図3】MBEとEBとRIBEを搬送トンネルでつな
いだ真空一貫成長加工再成長装置を示す概念図。
FIG. 3 is a conceptual diagram showing a vacuum integrated growth processing regrowth apparatus in which MBE, EB, and RIBE are connected by a transport tunnel.

【図4】マスクパターンを利用した熱によるインジウム
ドロプレット層形成方法を示す図。
FIG. 4 is a view showing a method of forming an indium droplet layer by heat using a mask pattern.

【符号の説明】[Explanation of symbols]

1 InP基板 2 インジウムドロプレット層 3 電子ビーム 4 塩素イオンビーム 5 MBE室 6 EB室 7 RIBE室 8 搬送トンネル 9 マスクパターン DESCRIPTION OF SYMBOLS 1 InP substrate 2 Indium droplet layer 3 Electron beam 4 Chloride ion beam 5 MBE room 6 EB room 7 RIBE room 8 Transport tunnel 9 Mask pattern

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 III /V族化合物半導体のエッチングに
於て、V族元素の抜けたIII 族元素のドロプレット層を
形成しそのドロプレット層をマスクにエッチングをおこ
なうことを特徴とするIII /V族化合物半導体のドライ
エッチング方法。
In the etching of a III / V compound semiconductor, a III / V group droplet element is formed, and a group III / V element droplet is formed, and etching is performed using the droplet layer as a mask. Dry etching method for compound semiconductor.
JP2416932A 1990-12-28 1990-12-28 Dry etching method of III / V compound semiconductor Expired - Lifetime JP2976530B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2416932A JP2976530B2 (en) 1990-12-28 1990-12-28 Dry etching method of III / V compound semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2416932A JP2976530B2 (en) 1990-12-28 1990-12-28 Dry etching method of III / V compound semiconductor

Publications (2)

Publication Number Publication Date
JPH04234114A JPH04234114A (en) 1992-08-21
JP2976530B2 true JP2976530B2 (en) 1999-11-10

Family

ID=18525106

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2416932A Expired - Lifetime JP2976530B2 (en) 1990-12-28 1990-12-28 Dry etching method of III / V compound semiconductor

Country Status (1)

Country Link
JP (1) JP2976530B2 (en)

Also Published As

Publication number Publication date
JPH04234114A (en) 1992-08-21

Similar Documents

Publication Publication Date Title
KR940007443B1 (en) Device fabrication
JPH04273432A (en) Manufacture of device and obtained device
JP3763021B2 (en) Electron beam micromachining method
JP2976530B2 (en) Dry etching method of III / V compound semiconductor
JPH0778807A (en) Mask and its forming method and etching method using same
JPH05109670A (en) Dry etching method
JP4803513B2 (en) Ion beam micromachining method
JP3664287B2 (en) Improved masking method during semiconductor device manufacturing
JP2694625B2 (en) Method for etching compound semiconductor substrate and method for manufacturing the same
JP2912214B2 (en) Surface treatment method for semiconductor substrate, surface treatment apparatus, and method for manufacturing semiconductor device
JP2891114B2 (en) Semiconductor pattern formation method
JP2717162B2 (en) Method for forming structure of compound semiconductor
JPH06342777A (en) Dry etching method of compound semiconductor
JP2826972B2 (en) Method for forming ultrafine pattern of compound semiconductor
JP2503890B2 (en) Vacuum consistent lithography-methods
JP2647056B2 (en) Semiconductor pattern formation method
JP2717163B2 (en) Method for forming structure of compound semiconductor
JP2596027B2 (en) Compound semiconductor crystal growth method and crystal growth apparatus
Harriott et al. Nanometer scale focused ion beam vacuum lithography using an ultrathin oxide resist
JP2998336B2 (en) Method for etching compound semiconductor and method for forming semiconductor structure
JP2717165B2 (en) Method for forming structure of compound semiconductor
JPH0536655A (en) Method for working compound semiconductor
ISHIKAWA et al. Electron Beam Lithography Using GaAs Oxidized Resist for GaAs/AlGaAs Ultrafine Structure Fabrication
JP3070211B2 (en) Quantum box fabrication method
JPH08264443A (en) Formation of microminiature buried structure of compound semiconductor

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990810