JP2843401B2 - Multilayer structure wiring board - Google Patents

Multilayer structure wiring board

Info

Publication number
JP2843401B2
JP2843401B2 JP2044837A JP4483790A JP2843401B2 JP 2843401 B2 JP2843401 B2 JP 2843401B2 JP 2044837 A JP2044837 A JP 2044837A JP 4483790 A JP4483790 A JP 4483790A JP 2843401 B2 JP2843401 B2 JP 2843401B2
Authority
JP
Japan
Prior art keywords
layer
conductor layer
conductor
wiring board
insulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2044837A
Other languages
Japanese (ja)
Other versions
JPH03246992A (en
Inventor
直之 田島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Consejo Superior de Investigaciones Cientificas CSIC
Original Assignee
Consejo Superior de Investigaciones Cientificas CSIC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Consejo Superior de Investigaciones Cientificas CSIC filed Critical Consejo Superior de Investigaciones Cientificas CSIC
Priority to JP2044837A priority Critical patent/JP2843401B2/en
Publication of JPH03246992A publication Critical patent/JPH03246992A/en
Application granted granted Critical
Publication of JP2843401B2 publication Critical patent/JP2843401B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、両面に導体パターンを有する多層構造配線
基板に関する。
The present invention relates to a multilayer wiring board having a conductor pattern on both sides.

[従来の技術] 両面に導体パターンを有する、例えばTAB(テープキ
ャリアデバイス)、プリント基板等の多層構造配線基板
においては、通常、5層構造が用いられている。
2. Description of the Related Art A multilayer wiring board having a conductor pattern on both sides, such as a TAB (tape carrier device) or a printed board, usually has a five-layer structure.

第3図は従来のこの種の配線基板の一部の断面図であ
る。
FIG. 3 is a sectional view of a part of a conventional wiring board of this type.

同図に示すように、絶縁体層からなる基板10の両面に
接着剤層11、12をそれぞれ介して導体層13、14が積層さ
れている。
As shown in the figure, conductor layers 13 and 14 are laminated on both surfaces of a substrate 10 made of an insulator layer via adhesive layers 11 and 12, respectively.

[発明が解決しようとする課題] 上述したごとき従来の多層構造配線基板は、製造工程
が多いためどうしても製造コストが高くなってしまう。
[0005] Conventional multilayer wiring board such described above, inevitably manufacturing cost because many manufacturing processes is increased.

さらに、導体層の次に必ず接着剤層が積層されている
ため、たとえ絶縁体層の耐熱性が高くても接着剤層の耐
熱性によって全体の耐熱性が低く押さえられてしまうと
いう不都合がある。例えば、TABの場合、絶縁体層とし
て400℃の耐熱性を有するポリイミドを使用しても、エ
ポキシ系の接着剤層の耐熱性が150℃前後であるため、
全体の耐熱性は150℃前後となってしまう。
Furthermore, since the adhesive layer is always laminated next to the conductor layer, even if the heat resistance of the insulator layer is high, there is a disadvantage that the heat resistance of the adhesive layer lowers the overall heat resistance. . For example, in the case of TAB, even if polyimide having heat resistance of 400 ° C. is used as the insulator layer, the heat resistance of the epoxy adhesive layer is about 150 ° C.,
The overall heat resistance is around 150 ° C.

この耐熱性の問題を解決するには、第4図に示すごと
く導体層20と絶縁体層21と導体層22とを順次積層した3
層構造とすればよいが、これは製造が難しい。特に同図
に示すように、絶縁体層21にキャラクターホール23、24
を形成し、その上に導体層20、22をオーバーハングさせ
ることは3層構造では製造が不可能である。
In order to solve this problem of heat resistance, as shown in FIG. 4, a conductor layer 20, an insulator layer 21, and a conductor layer 22 are sequentially laminated.
It may have a layered structure, but this is difficult to manufacture. In particular, as shown in FIG.
And overhanging the conductor layers 20 and 22 thereon cannot be manufactured with a three-layer structure.

従って本発明の目的は、製造コストを低減できると共
に高耐熱性を有し、しかも製造が比較的容易な多層構造
配線基板を提供することにある。
SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to provide a multi-layer wiring board which can be manufactured at a low cost, has high heat resistance, and is relatively easy to manufacture.

[課題を解決するための手段] 上述の目的を達成する本発明の特徴は、開口部を有す
る絶縁体層を挟んで第1導電体層及び第2導電体層が設
けられており、且つ、前記開口部形成領域上において、
前記第1導電体層又は第2導電体層が位置している多層
配線基板であって、前記第1導電体層と、該第1導電体
層上に接着剤層を介して積層された前記絶縁体層と、前
記絶縁体層上に直接的に積層された前記第2導電体層と
の4層構造を有することにある。
[Means for Solving the Problems] A feature of the present invention that achieves the above object is that a first conductor layer and a second conductor layer are provided with an insulator layer having an opening interposed therebetween, and On the opening forming region,
The multilayer wiring board in which the first conductor layer or the second conductor layer is located, wherein the first conductor layer and the first conductor layer are laminated on the first conductor layer via an adhesive layer. It has a four-layer structure of an insulator layer and the second conductor layer directly laminated on the insulator layer.

[作用] 第2導体層側は、接着剤層がなく絶縁体層上に直接的
に積層されているため、これら側をアウターリードボン
ディングに用いれば高温接続が可能となる。
[Operation] Since the second conductor layer side is directly laminated on the insulator layer without the adhesive layer, high-temperature connection is possible if these sides are used for outer lead bonding.

一方、第1導体層側は、接着剤層を介して絶縁体層が
積層されているため、穴のあいた絶縁体層上に導体層を
容易に形成することができる。
On the other hand, since the insulator layer is laminated on the first conductor layer side via the adhesive layer, the conductor layer can be easily formed on the insulator layer having holes.

[実施例] 以下図面を用いて本発明の実施例を詳細に説明する。Embodiment An embodiment of the present invention will be described below in detail with reference to the drawings.

第1図は本発明の一実施例として4層構造配線基板の
一部の断面図である。
FIG. 1 is a sectional view of a part of a four-layer wiring board as one embodiment of the present invention.

同図において、30は絶縁体層である。この絶縁体層30
の一方の面には、導体箔をパターニングしてなる導体層
31が接着剤層32を介して積層されている。
In the figure, reference numeral 30 denotes an insulator layer. This insulator layer 30
On one side, a conductor layer formed by patterning a conductor foil
31 is laminated via an adhesive layer 32.

絶縁体層30の他方の面には、導体層33が接着剤層を介
することなく直接的に積層されている。
On the other surface of the insulator layer 30, the conductor layer 33 is directly laminated without interposing an adhesive layer.

第2図は第1図の4層構造配線基板の製造工程を説明
する工程図である。
FIG. 2 is a process chart for explaining a manufacturing process of the four-layer wiring board of FIG.

同図(A)に示すように、まず絶縁体層30と導体層33
とを積層した2層構造を形成する。
As shown in FIG. 3A, first, an insulator layer 30 and a conductor layer 33 are formed.
Are laminated to form a two-layer structure.

次いで、同図(B)に示すように、絶縁体層30にエッ
チングによりキャラクターホール34を形成し、また、パ
ンチングによりスルーホール35を形成する。
Next, as shown in FIG. 3B, a character hole 34 is formed in the insulator layer 30 by etching, and a through hole 35 is formed by punching.

次に、同図(C)に示すように、導体層33のパターニ
ングを行う。
Next, the conductor layer 33 is patterned as shown in FIG.

次いで、同図(D)に示すように、絶縁体層30の他方
の面に、接着剤を片面にコーティングした導体箔をラミ
ネートし、導体層31及び接着剤層32を形成する。
Next, as shown in FIG. 3D, a conductor foil coated with an adhesive on one surface is laminated on the other surface of the insulator layer 30 to form a conductor layer 31 and an adhesive layer 32.

次に、同図(E)に示すように、導体層33のパターン
を保護するレジスト36を塗布し、その後、同図(F)に
示すように、導体層31のパターニングを行う。
Next, as shown in FIG. 1E, a resist 36 for protecting the pattern of the conductor layer 33 is applied, and thereafter, as shown in FIG. 2F, the conductor layer 31 is patterned.

そして、同図(G)に示すように、レジスト36を除去
して適当なメッキを施す。導体層33と導体層31とで互い
に異なるメッキを施す場合には、片面ずつレジストで保
護してやればよい。
Then, as shown in FIG. 3G, the resist 36 is removed and an appropriate plating is performed. When different plating is performed on the conductor layer 33 and the conductor layer 31, it is only necessary to protect each side with a resist.

このように、本実施例によれば、接着剤層が1層であ
るため、その分製造工程が減り、従ってコストダウンを
図ることができる。
As described above, according to the present embodiment, since the number of the adhesive layers is one, the number of manufacturing steps is reduced by that amount, and thus the cost can be reduced.

また、接着剤層のない導体層33側では高耐熱性が得ら
れる。例えば、絶縁体層33として400℃の耐熱性を有す
るポリイミドを用いれば、アウターリードボンディング
として金属共晶形成法等の高温接続が可能となる。
In addition, high heat resistance can be obtained on the side of the conductor layer 33 having no adhesive layer. For example, if a polyimide having a heat resistance of 400 ° C. is used as the insulator layer 33, a high-temperature connection such as a metal eutectic method can be performed as outer lead bonding.

しかも、導体層31側は、接着剤層32を介して絶縁体層
30が積層されているため、キャラクターホール34のあい
た絶縁体層30上に導体層31を容易に形成することができ
る。
Moreover, the conductor layer 31 side is an insulator layer via the adhesive layer 32.
Since the layers 30 are stacked, the conductor layer 31 can be easily formed on the insulator layer 30 having the character hole 34.

[発明の効果] 以上詳細に説明したように本発明によれば、開口部を
有する絶縁体層を挟んで第1導電体層及び第2導電体層
が設けられており、且つ、前記開口部形成領域上におい
て、前記第1導電体層又は第2導電体層が位置している
多層配線基板であって、前記第1導電体層と、該第1導
電体層上に接着剤層を介して積層された前記絶縁体層
と、前記絶縁体層上に直接的に積層された前記第2導電
体層との4層構造を有しているため、第2導電体層側で
高耐熱性が得られ、金属共晶形成法等の高温接続が可能
となるとともに、キャラクタホールやスルーホール等の
開口部が設けられた絶縁体層に第1導電層を容易に形成
できる。すなわち、耐熱性に優れた安価な多層構造配線
基板を比較的容易に製造することができる。従って、両
面TAB等の配線基板の普及に寄与するところ非常に大で
ある。
[Effects of the Invention] As described in detail above, according to the present invention, the first conductor layer and the second conductor layer are provided with the insulator layer having the opening therebetween, and the opening is provided. A multilayer wiring board in which the first conductor layer or the second conductor layer is located on a formation region, wherein the first conductor layer and the first conductor layer are provided with an adhesive layer interposed therebetween. Has a four-layer structure of the insulator layer laminated by stacking and the second conductor layer directly laminated on the insulator layer, so that high heat resistance is provided on the second conductor layer side. And a high-temperature connection such as a metal eutectic method can be achieved, and the first conductive layer can be easily formed on the insulator layer provided with openings such as character holes and through holes. That is, an inexpensive multilayer wiring board having excellent heat resistance can be manufactured relatively easily. Therefore, it is very important to contribute to the spread of wiring boards such as double-sided TAB.

【図面の簡単な説明】[Brief description of the drawings]

第1図は本発明の一実施例である4層構造配線基板の一
部の断面図、第2図は第1図の4層構造配線基板の製造
工程を説明する工程図、第3図は従来の多層構造配線基
板の一部の断面図、第4図は従来の3層構造配線基板の
一部の断面図である。 30……絶縁体層、31、33……導体層、32……接着剤層、
34……キャラクターホール、35……スルーホール、36…
…レジスト。
FIG. 1 is a cross-sectional view of a part of a four-layer wiring board according to one embodiment of the present invention, FIG. 2 is a process diagram for explaining a manufacturing process of the four-layer wiring board of FIG. 1, and FIG. FIG. 4 is a cross-sectional view of a part of a conventional multi-layer wiring board, and FIG. 4 is a cross-sectional view of a part of a conventional three-layer wiring board. 30 ... insulator layer, 31, 33 ... conductor layer, 32 ... adhesive layer,
34 …… Character hall, 35 …… Through hole, 36…
... resist.

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】開口部を有する絶縁体層を挟んで第1導電
体層及び第2導電体層が設けられており、且つ、前記開
口部形成領域上において、前記第1導電体層又は第2導
電体層が位置している多層配線基板であって、 前記第1導電体層、該第1導電体層上に接着剤層を介し
て積層された前記絶縁体層と、前記絶縁体層上に直接的
に積層された前記第2導電体層との4層構造を有するこ
とを特徴とする多層構造配線基板。
1. A first conductor layer and a second conductor layer are provided with an insulator layer having an opening interposed therebetween, and the first conductor layer or the second conductor layer is formed on the opening formation region. A multilayer wiring board in which two conductor layers are located, wherein the first conductor layer, the insulator layer laminated on the first conductor layer via an adhesive layer, and the insulator layer A multilayer wiring board having a four-layer structure including the second conductor layer directly laminated thereon.
JP2044837A 1990-02-26 1990-02-26 Multilayer structure wiring board Expired - Fee Related JP2843401B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2044837A JP2843401B2 (en) 1990-02-26 1990-02-26 Multilayer structure wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2044837A JP2843401B2 (en) 1990-02-26 1990-02-26 Multilayer structure wiring board

Publications (2)

Publication Number Publication Date
JPH03246992A JPH03246992A (en) 1991-11-05
JP2843401B2 true JP2843401B2 (en) 1999-01-06

Family

ID=12702587

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2044837A Expired - Fee Related JP2843401B2 (en) 1990-02-26 1990-02-26 Multilayer structure wiring board

Country Status (1)

Country Link
JP (1) JP2843401B2 (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS645091A (en) * 1987-06-26 1989-01-10 Nitto Denko Corp Circuit substrate
JP2753740B2 (en) * 1989-08-31 1998-05-20 日本メクトロン株式会社 Method of manufacturing flexible circuit board

Also Published As

Publication number Publication date
JPH03246992A (en) 1991-11-05

Similar Documents

Publication Publication Date Title
JPS6317359B2 (en)
JP2843401B2 (en) Multilayer structure wiring board
JPH04340795A (en) Printed circuit board
JP2758603B2 (en) Manufacturing method of ceramic multilayer wiring board
JP2670700B2 (en) Printed circuit board and printed circuit board manufacturing method
JP2740028B2 (en) Multilayer printed wiring board
JP3227828B2 (en) Connection method between multilayer thin film device and thin film
JPS60127797A (en) Multilayer printed circuit board
JPH06326471A (en) Multilayered wiring board
JP3561284B2 (en) Structure of semiconductor device
JP3931385B2 (en) Manufacturing method of multilayer wiring board
JPH02161755A (en) Semiconductor device
JPH10294560A (en) Multi-layered wiring board
JPH0534138Y2 (en)
JP2621293B2 (en) Printed circuit board manufacturing method
JPH06302961A (en) Hybrid multilayer interconnection board and its manufacture
JPH04216695A (en) Printed board
JPH08274416A (en) Printed wiring board and its manufacture
JPH01100998A (en) Multilayer interconnection substrate
JPS6124298A (en) Method of producing multilayer printed board
JP2002329969A (en) Method of manufacturing multilayer ceramic wiring board
JPH10173343A (en) Multilayer printed circuit board
JPH02270394A (en) Manufacture of multilayer wiring board
JPH0366830B2 (en)
JPH03116897A (en) Multilayered resin board

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071023

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081023

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees