JP2816084B2 - Solder coating method, semiconductor device manufacturing method, and squeegee - Google Patents

Solder coating method, semiconductor device manufacturing method, and squeegee

Info

Publication number
JP2816084B2
JP2816084B2 JP15957193A JP15957193A JP2816084B2 JP 2816084 B2 JP2816084 B2 JP 2816084B2 JP 15957193 A JP15957193 A JP 15957193A JP 15957193 A JP15957193 A JP 15957193A JP 2816084 B2 JP2816084 B2 JP 2816084B2
Authority
JP
Japan
Prior art keywords
hole
solder
squeegee
mask
mask plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP15957193A
Other languages
Japanese (ja)
Other versions
JPH06196516A (en
Inventor
芳彦 柳瀬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP15957193A priority Critical patent/JP2816084B2/en
Publication of JPH06196516A publication Critical patent/JPH06196516A/en
Application granted granted Critical
Publication of JP2816084B2 publication Critical patent/JP2816084B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/741Apparatus for manufacturing means for bonding, e.g. connectors
    • H01L24/743Apparatus for manufacturing layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/741Apparatus for manufacturing means for bonding, e.g. connectors
    • H01L2224/743Apparatus for manufacturing layer connectors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/12Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
    • H05K3/1216Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns by screen printing or stencil printing

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Screen Printers (AREA)
  • Die Bonding (AREA)

Abstract

PURPOSE:To enable uniform solder coating with a metal mask having step- difference, by pressing and sliding a squeegee two-step-wise. CONSTITUTION:When solder 33 is printed via a second through hole 17 of a second mask plate 15 wich is stepped to a first mask plate 12, firstly solder is buried in the first through hole 14 by using a first squeegee 30, and secondly superfluous solder 33 on the second mask plate 15 is eliminated by using a second squeegee 31.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明はクリーム半田を大面積に
且つ均一に塗布することができる半田の塗布方法とこれ
を用いた半導体装置の製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for applying a solder which can apply a cream solder uniformly over a large area and a method for manufacturing a semiconductor device using the same.

【0002】[0002]

【従来の技術】TV、HDTV等のビデオ出力回路をデ
ィスクリート部品で集積化したビデオパック(商品名)
なる半導体装置が本願出願人において商品化されている
(例えば、特開平4−112560号)。このような装
置は高周波高出力が求められるので、回路基板として低
誘電率のセラミック基板を用い、この表面に各チップ素
子と回路導体を形成し、全体をアルミダイキャスト製筐
体で気密封止するという手法が採られている。
2. Description of the Related Art Video packs (product names) in which video output circuits such as TVs and HDTVs are integrated with discrete components.
Has been commercialized by the present applicant (for example, Japanese Patent Application Laid-Open No. 4-112560). Since such devices require high frequency and high output, a low dielectric constant ceramic substrate is used as the circuit board, each chip element and circuit conductor are formed on this surface, and the whole is hermetically sealed with an aluminum die-cast housing. The technique of doing is adopted.

【0003】しかしながら、アルミダイキャスト筐体は
コスト高であることから、筐体に代わって樹脂モールド
により封止する試みが始まっている。しかも組立ライン
の簡素化、IC組立技術との技術の共有化を図るため、
所謂パワーIC用の放熱板付リードフレームの延長線上
にあるようなものを利用することが考えられている。図
6にこの場合の構成を示す。リードフレームは、複数の
リード(1)を含む枠体(2)から成る第1の部材と、
板厚がリード(1)より厚い放熱板(3)から成る第2
の部材が別個に製造され、第1の部材に放熱板(3)か
ら成る第2の部材を4箇所の取付部(4)でカシメるこ
とにより一体化したものである。リード(1)の先端が
金属製の放熱板(3)の上を延在することから、両者の
間には0.5mm程の隙間が設けられて電気的絶縁が保
たれている。そして、表面に能動、受動素子とこれらを
接続する回路導体および外部接続用のパッドとをあらか
じめ形成したセラミック基板(5)を放熱板(3)上に
固定し、前記パッドとリード(1)とを金線(6)でワ
イヤボンドした後、図示一点鎖線(7)近傍の位置まで
の主要部を熱硬化性樹脂(8)で封止するものである。
[0003] However, since the aluminum die-cast housing is expensive, attempts have been made to seal it with a resin mold instead of the housing. Moreover, in order to simplify the assembly line and share the technology with the IC assembly technology,
It has been considered to use what is on the extension of a lead frame with a heat sink for a so-called power IC. FIG. 6 shows the configuration in this case. A lead frame including a first member including a frame (2) including a plurality of leads (1);
A second heat sink (3) having a thickness greater than that of the lead (1);
Are manufactured separately, and the second member composed of the heat sink (3) is integrated with the first member by caulking at four mounting portions (4). Since the tip of the lead (1) extends on the metal heat radiating plate (3), a gap of about 0.5 mm is provided between the two to maintain electrical insulation. Then, a ceramic substrate (5), on which active and passive elements, circuit conductors for connecting these elements and pads for external connection are formed in advance, is fixed on a heat sink (3), and the pads, leads (1) and Is wire-bonded with a gold wire (6), and the main part up to a position near the dashed-dotted line (7) is sealed with a thermosetting resin (8).

【0004】この様な構成は、外部リードが個別に半田
付けするクリップ端子付リード等ではなくリードフレー
ムのリード(1)である点で従来の混成集積回路と構成
を異にする。また、放熱板(3)上に固定するのがシリ
コンチップではなく巨大なセラミック基板(5)である
点で従来のパワーICとは構成を異にする。そのため、
従来のIC組立技術では解決できない新たな問題点が発
生する。
Such a configuration differs from the conventional hybrid integrated circuit in that the external leads are not leads with clip terminals or the like which are individually soldered but lead (1) of a lead frame. Further, the configuration is different from the conventional power IC in that a large ceramic substrate (5) is fixed on the heat radiating plate (3) instead of the silicon chip. for that reason,
A new problem occurs that cannot be solved by the conventional IC assembly technology.

【0005】新たな問題点の1つがセラミック基板
(5)の固着である。セラミック基板(5)の表面には
既にトランジスタチップがダイボンドされており、放熱
板(3)とセラミック基板(5)との接着はチップに悪
影響を与えない温度(約400度以下)で行わなければ
ならない。また、セラミック基板(5)は14×23m
mもの大面積を有し、しかも歪によって割れ易い材質で
あることから、接着剤は歪が少なく、且つ大面積に均等
に塗布できるものが必要になる。そこで、接着剤として
高融点のクリーム半田をメタルマスクを用いて塗布する
ことが検討されていた。メタルマスクは、透孔を有する
1枚の薄板であり、メタルマスクの透孔部分を放熱板
(3)の上に重ね合わせ、スキージを押圧摺動すること
によりメタルマスク上に供給したクリーム半田を透孔を
通して放熱板(3)表面に刷り込むものである。この技
術は、混成集積回路において多用されている技術であ
る。
[0005] One of the new problems is the adhesion of the ceramic substrate (5). The transistor chip is already die-bonded to the surface of the ceramic substrate (5), and the bonding between the heat sink (3) and the ceramic substrate (5) must be performed at a temperature that does not adversely affect the chip (about 400 ° C. or less). No. The ceramic substrate (5) is 14 × 23 m
Since the material has a large area of m and is easily broken by strain, it is necessary to use an adhesive which has a small strain and can be uniformly applied to a large area. Therefore, it has been studied to apply a high melting point cream solder using a metal mask as an adhesive. The metal mask is a single thin plate having a through-hole. The through-hole of the metal mask is overlapped on the heat sink (3), and the squeegee is pressed and slid to remove the cream solder supplied onto the metal mask. This is to be imprinted on the surface of the heat sink (3) through the through hole. This technique is frequently used in hybrid integrated circuits.

【0006】[0006]

【発明が解決しようとする課題】しかしながら、上述し
た装置は前述したようにリードフレームを用いる点で混
成集積回路と構成を異にする。そのため、放熱板(3)
とリード(1)との段差によってメタルマスクを密着さ
せることができず、僅かながらメタルマスクと放熱板
(3)との間に隙間が生じるという欠点があった。隙間
が生じるとクリーム半田を均等塗布することが不可能と
なり、後の工程で支障をきたす。
However, the above-described device differs from the hybrid integrated circuit in that a lead frame is used as described above. Therefore, heat sink (3)
There is a disadvantage that the metal mask cannot be brought into close contact with the step due to the step between the metal mask and the lead (1), and a slight gap is formed between the metal mask and the heat radiating plate (3). If a gap is formed, it becomes impossible to apply the cream solder evenly, which hinders later steps.

【0007】[0007]

【課題を解決するための手段】本発明は上述した従来の
欠点に鑑み成され、リードフレームのように段差を有す
るものに対しても均一に塗布することができる方法を提
供することを目的とし、段差を付した第1と第2のマス
ク板(12)(15)から成るメタルマスクを用いると
共に、第1のマスク板(12)上を摺動させる第1のス
キージ(30)と、第2のマスク板(15)上を摺動さ
せる第2のスキージ(31)とによって2段階に半田を
塗布することを骨子とする。
SUMMARY OF THE INVENTION The present invention has been made in view of the above-mentioned conventional drawbacks, and has as its object to provide a method which can uniformly apply even a step having a step such as a lead frame. A first squeegee (30) that slides on the first mask plate (12) while using a metal mask composed of first and second mask plates (12) and (15) with steps; The main point is that the solder is applied in two stages with the second squeegee (31) sliding on the second mask plate (15).

【0008】[0008]

【作用】本発明によれば、第1と第2のマスク板(3
0)(31)に段差を付けたことにより、リード(2
0)の段差を回避して第2のマスク板(15)を放熱板
(22)に密着させることができる。と同時に段差を持
つメタルマスクに対して、先ず平坦な第1のスキージ
(30)を押圧摺動することにより第1の透孔(14)
内を半田(33)で埋没し、次いで櫛歯状の第2のスキ
ージ(31)で第1の透孔(14)内の余分な半田(3
3)を除去するので、第2の透孔(17)を通してプリ
ントした半田(33)とメタルマスク上の半田(30)
とを確実に分離することができる。また、正確に安定し
た量の半田(33)を均一塗布できる。
According to the present invention, the first and second mask plates (3)
0) and (31), the lead (2)
The second mask plate (15) can be brought into close contact with the heat radiating plate (22) while avoiding the step (0). At the same time, a flat first squeegee (30) is first pressed and slid on a metal mask having a step, thereby forming a first through hole (14).
The inside is buried with the solder (33), and then the excess solder (3) in the first through hole (14) is formed by the second comb-shaped squeegee (31).
Since 3) is removed, solder (33) printed through the second through hole (17) and solder (30) on the metal mask are removed.
Can be reliably separated. In addition, an accurate and stable amount of the solder (33) can be uniformly applied.

【0009】[0009]

【実施例】以下に本発明の一実施例を図面を参照しなが
ら詳細に説明する。先ず図2〜図4を参照して、本願製
造方法で用いるメタルマスクは、全体として四角棒状の
アルミ合金から成る枠体(11)に板厚0.1〜0.3
mmのステンレス合金から成る第1のマスク板(12)
が溶接固定され、第1のマスク板(12)の中央付近に
は一定間隔で同じ大きさの透孔(13)が設けられる。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS One embodiment of the present invention will be described below in detail with reference to the drawings. First, referring to FIGS. 2 to 4, a metal mask used in the manufacturing method of the present invention has a thickness of 0.1 to 0.3 on a frame body (11) made of an aluminum alloy having a square rod shape as a whole.
1 mm mask plate made of stainless steel (12)
Are fixed by welding, and through holes (13) of the same size are provided at regular intervals near the center of the first mask plate (12).

【0010】透孔(13)部分を拡大したのが図3と図
4である。図3と図4を参照して、第1のマスク板(1
2)には7.0×25.0mmの如き大きさの第1の透
孔(14)が設けられ、この第1の透孔(14)を塞ぐ
ようにして板厚0.2〜0.3mmのステンレス合金か
ら成る第2のマスク板(15)が環状のスペーサ(1
6)を介してスポット溶接により取付けられている。第
1のマスク板(12)と第2のマスク板(15)は水平
面が平行となるように固定され、スペーサ(16)によ
る両者の段差は0.8〜1.0mmである。第2のマス
ク板(15)の略中央には3.0×25.0mmの如き
第2の透孔(17)が設けられ、第2の透孔(17)が
半田を塗布するための実際のマスクパターンとなる。ス
ペーサ(16)の外周は11.0×29.0mmであ
る。
FIGS. 3 and 4 show enlarged portions of the through hole (13). 3 and 4, the first mask plate (1
2) is provided with a first through-hole (14) having a size of 7.0 × 25.0 mm, and has a thickness of 0.2 to 0.2 mm so as to close the first through-hole (14). A second mask plate (15) made of a 3 mm stainless steel alloy has an annular spacer (1).
It is attached by spot welding via 6). The first mask plate (12) and the second mask plate (15) are fixed so that their horizontal surfaces are parallel to each other, and the step between the two by the spacer (16) is 0.8 to 1.0 mm. A second through hole (17) having a size of 3.0 × 25.0 mm is provided at substantially the center of the second mask plate (15), and the second through hole (17) is used for applying solder. Mask pattern. The outer circumference of the spacer (16) is 11.0 × 29.0 mm.

【0011】組立工程におけるリードフレームとメタル
マスクとの関係は以下の通りである図5を参照して、リ
ードフレームは1枚の板状材料からパンチング又はエッ
チング加工によりリード(20)と共に形成された枠体
(21)から成る第1の部材と、リード(20)より板
厚の厚い板状材料で形成した放熱板(22)から成る第
2の部材を有し、4箇所の取付部(23)でカシメるこ
とにより、放熱板(22)とリード(20)とが段差を
有するように第1の部材と第2の部材とを一体化したも
のである。枠体(21)は全体が一様の高さを持つこの
ようなリードフレームに位置合わせをしてメタルマスク
を重ねると、第2のマスク板(15)の裏面が放熱板
(22)表面に当接し、図6に示すように第1のマスク
板(15)はスペーサ(16)による段差によってリー
ド(20)より上に位置することになる。むろん、第1
のマスク板(12)と第2のマスク板(15)との段差
が放熱板(22)とリード(20)との段差より大とな
るように、そして位置合わせした時にスペーサ(16)
と第2のマスク板(15)がリード(20)又はリード
(20)以外の枠体(21)に重ならないようにその厚
みと大きさが設計されている。尚、(24)は作業台で
ある。このような設計により第1のマスク板(12)の
どの位置もリードフレームの枠体(21)に接すること
がないので、第2のマスク板(15)を放熱板(22)
の表面に均等に当接させることができる。
The relationship between the lead frame and the metal mask in the assembling process is as follows. Referring to FIG. 5, the lead frame is formed together with the lead (20) from a single plate-like material by punching or etching. It has a first member composed of a frame (21) and a second member composed of a radiator plate (22) formed of a plate-like material thicker than the leads (20), and has four mounting portions (23). ), The first member and the second member are integrated so that the heat radiating plate (22) and the lead (20) have a step. When the frame (21) is aligned with such a lead frame having a uniform height as a whole and a metal mask is overlaid, the back surface of the second mask plate (15) is placed on the surface of the heat radiating plate (22). In contact, as shown in FIG. 6, the first mask plate (15) is located above the lead (20) due to the step formed by the spacer (16). Of course, the first
The height difference between the mask plate (12) and the second mask plate (15) is larger than the height difference between the heat radiating plate (22) and the lead (20), and the spacer (16) when aligned.
The thickness and size of the second mask plate (15) are designed so that the second mask plate (15) does not overlap the lead (20) or the frame (21) other than the lead (20). (24) is a work table. With such a design, any position of the first mask plate (12) does not come into contact with the frame (21) of the lead frame, so that the second mask plate (15) is connected to the heat radiating plate (22).
Can be evenly brought into contact with the surface.

【0012】図7と図8は夫々本願で用いる第1と第2
のスキージを示すものである。第1のスキージ(30)
は厚さ10〜20mmの底面平坦なる硬質ゴムから成
り、メタルマスクの長辺方向の枠体(11)内に丁度納
まるような長さを有する。第2のスキージ(31)は板
厚0.5mmのステンレス鋼から成り、第1のスキージ
(30)と同様にメタルマスクの長辺方向の枠体(1
1)内に丁度納まるような長さを有し、且つルタルマス
クの第1の透孔(14)の短辺と段差に対応する幅と高
さの凸状部(32)を第1の透孔(14)の数と同じ数
だけ有する。(33)はスキージ本体を挾持固定する際
に用いるビス穴である。
FIGS. 7 and 8 show the first and second embodiments respectively used in the present invention.
FIG. The first squeegee (30)
Is made of hard rubber having a flat bottom surface with a thickness of 10 to 20 mm, and has a length that can be just fit in the frame (11) in the longitudinal direction of the metal mask. The second squeegee (31) is made of stainless steel having a plate thickness of 0.5 mm, and is similar to the first squeegee (30) in the longitudinal direction of the metal mask (1).
The first through-hole has a length just enough to fit within 1), and has a width and height corresponding to the short side and the step of the first through-hole (14) of the rutal mask. It has the same number as the number of (14). (33) is a screw hole used for clamping and fixing the squeegee body.

【0013】そして、第1と第2のスキージ(30)
(31)を用いた本願の製造方法は以下の通りになる。
先ず図5と図6に示した状態でリードフレームの放熱板
(22)上にメタルマスクを重ね合わせ、第1のマスク
板(12)上にクリーム半田を供給する。図1(A)に
示すように、第1のマスク板(12)上を第1のスキー
ジ(30)で押圧摺動することにより第1のマスク板
(12)上のクリーム半田(33)を掻き取る。第1の
スキージ(30)にある程度の弾性を有するものの、段
差が大きければ第1の透孔(14)内の半田クリーム
(33)は除去できない。従って第1のスキージ(3
0)を摺動することにより第1の透孔(14)内に半田
クリーム(33)を埋め込むような工程になる。
Then, the first and second squeegees (30)
The manufacturing method of the present application using (31) is as follows.
First, a metal mask is superimposed on the heat radiating plate (22) of the lead frame in the state shown in FIGS. 5 and 6, and cream solder is supplied onto the first mask plate (12). As shown in FIG. 1A, the cream solder (33) on the first mask plate (12) is pressed and slid on the first mask plate (12) with a first squeegee (30). Scrape off. Although the first squeegee (30) has some elasticity, the solder cream (33) in the first through hole (14) cannot be removed if the step is large. Therefore, the first squeegee (3
By sliding 0), the process is such that the solder cream (33) is embedded in the first through hole (14).

【0014】次いで図1(B)に示すように、今度は第
2のスキージ(31)の凸状部(32)を第1の透孔
(14)内に挿入し、凸状部(32)先端を第2のマス
ク板(15)表面に当接せしめ、この状態で第2のスキ
ージ(31)を押圧摺動することにより第1の透孔(1
4)内に残った余分な半田クリーム(33)を除去す
る。
Next, as shown in FIG. 1B, this time, the convex portion (32) of the second squeegee (31) is inserted into the first through hole (14), and the convex portion (32) is inserted. The tip is brought into contact with the surface of the second mask plate (15), and the second squeegee (31) is pressed and slid in this state to thereby make the first through-hole (1).
4) Remove the excess solder cream (33) remaining inside.

【0015】その後メタルマスクを除去することによ
り、放熱板(22)上に第2の透孔(17)の大きさと
第2のマスク板(15)の厚みに応じた量の半田クリー
ム(33)が印刷される。この様に印刷した半田クリー
ム(33)は、第2のスキージ(31)の摺動によって
メタルマスク上の半田クリーム(33)と完全に分離さ
れた状態となるから、メタルマスクを取外す際に半田残
りによって膜厚が異るようなことが無く、全面に一様な
膜厚で塗布できるものである。従って、図9と図10に
示すような放熱板(3)上へのセラミック基板(5)の
接着工程に支障をきたすことがなく、半田クリーム(3
3)が均一塗布されているので、セラミック基板(5)
の割れ等も発生しないで済む。
After that, the metal mask is removed, so that an amount of solder cream (33) corresponding to the size of the second through hole (17) and the thickness of the second mask plate (15) is formed on the heat sink (22). Is printed. The solder cream (33) printed in this manner is completely separated from the solder cream (33) on the metal mask by sliding of the second squeegee (31). There is no difference in film thickness depending on the remainder, and the film can be applied with a uniform film thickness over the entire surface. Accordingly, the step of bonding the ceramic substrate (5) to the heat radiating plate (3) as shown in FIGS.
Since 3) is uniformly applied, the ceramic substrate (5)
Cracks and the like do not occur.

【0016】尚、弾性を増した第1のスキージ(30)
のみで処理しようとすると、図11に示すように第2の
透孔(17)内の半田クリーム(33)は中央部がやや
凹んだ形状になり、供給量が安定しない。本願は第2の
スキージ(31)の凸状部(32)の水平部分が第2の
マスク板(15)の表面を摺動するので、半田クリーム
(33)の表面も水平となり、供給量が安定する。
A first squeegee (30) having increased elasticity
If only the treatment is performed, as shown in FIG. 11, the solder cream (33) in the second through-hole (17) has a slightly concave shape at the center, and the supply amount is not stable. In the present application, since the horizontal portion of the convex portion (32) of the second squeegee (31) slides on the surface of the second mask plate (15), the surface of the solder cream (33) is also horizontal, and the supply amount is reduced. Stabilize.

【0017】更に本発明の製造方法において、第2のマ
スク板(15)と被塗布物である放熱板(22)との間
隔を零とし、メタルマスク本体を機械的に持ち上げるこ
とで第2のマスク板(15)から半田(33)を抜く
と、半田(33)の印刷パターンを精度良く仕上げるこ
とができる。一般にメタルマスクを用いた印刷において
は、メタルマスクと被塗布物との間に間隔を設けるのが
普通である。そして図12に示すようにマスク板(4
0)と被印刷体(41)とが接触するようにスキージ
(42)で押圧摺動させ、マスク板(40)の復元力
(テンション)によりマスク穴からインクを抜くもので
ある。ところが本発明でのメタルマスクは、第1と第2
のマスク板(12)(15)を有することから従来のよ
うな高いテンションを求めることはできない。そのため
間隔を設けた状態で半田クリーム(33)を塗布する
と、第2の透孔(17)から第2のマスク板(15)の
裏面にまで半田クリーム(33)が廻り込んでしまう。
そこで本願では、両者の間隔を零とすることにより前記
半田クリーム(33)の廻り込みを防ぐものである。
Further, in the manufacturing method of the present invention, the distance between the second mask plate (15) and the heat radiating plate (22) to be coated is set to zero, and the metal mask main body is mechanically lifted to form the second mask plate. By removing the solder (33) from the mask plate (15), the printed pattern of the solder (33) can be finished with high precision. Generally, in printing using a metal mask, it is common to provide a space between the metal mask and the object to be coated. Then, as shown in FIG.
The squeegee (42) is pressed and slid so that the printing medium (0) comes into contact with the printing medium (41), and ink is drawn out of the mask hole by the restoring force (tension) of the mask plate (40). However, the metal mask according to the present invention includes first and second metal masks.
Because of having the mask plates (12) and (15), a high tension as in the related art cannot be obtained. Therefore, if the solder cream (33) is applied in a state where the space is provided, the solder cream (33) will flow from the second through hole (17) to the back surface of the second mask plate (15).
Therefore, in the present application, the distance between the two is set to zero to prevent the solder cream (33) from going around.

【0018】[0018]

【発明の効果】以上に説明した通り、本発明によれば第
1と第2のスキージ(30)(31)で2段階の半田塗
布を行うので、第1の透孔(14)内に段差を有するよ
うなメタルマスクでも半田(33)を均一塗布できる利
点を有する。そして、段差付のメタルマスクを利用し第
1と第2のスキージ(30)(31)で2段階塗布を行
うことにより、放熱板(22)とリード(20)とで段
差を有するようなリードフレームに対しても放熱板(2
2)上に均一に半田クリームを塗布できる。よって、大
面積のセラミック基板(5)を割れ、欠けがないように
歩留り良く組立てることができる利点を有する。
As described above, according to the present invention, the first and second squeegees (30) and (31) perform the two-stage solder application, so that the step is formed in the first through hole (14). This has the advantage that the solder (33) can be applied uniformly even with a metal mask having the following. Then, a two-stage coating is performed with the first and second squeegees (30) and (31) using a stepped metal mask, so that the lead having a step between the heat radiating plate (22) and the lead (20). Heat sink (2
2) Solder cream can be uniformly applied on top. Therefore, there is an advantage that the large-area ceramic substrate (5) can be assembled with high yield without cracking and chipping.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明を説明するための断面図である。FIG. 1 is a cross-sectional view for explaining the present invention.

【図2】メタルマスクを示す斜視図である。FIG. 2 is a perspective view showing a metal mask.

【図3】メタルマスクの要部を示す斜視断面図である。FIG. 3 is a perspective sectional view showing a main part of a metal mask.

【図4】メタルマスクの要部を示す平面図である。FIG. 4 is a plan view showing a main part of the metal mask.

【図5】メタルマスクを重ねた状態を示す平面図であ
る。
FIG. 5 is a plan view showing a state where a metal mask is overlaid.

【図6】メタルマスクを重ねた状態を示す断面図であ
る。
FIG. 6 is a cross-sectional view showing a state where a metal mask is overlaid.

【図7】第1のスキージを示す斜視図である。FIG. 7 is a perspective view showing a first squeegee.

【図8】第2のスキージを示す斜視図である。FIG. 8 is a perspective view showing a second squeegee.

【図9】半導体装置を示す平面図である。FIG. 9 is a plan view showing a semiconductor device.

【図10】半導体装置を示す断面図である。FIG. 10 is a cross-sectional view illustrating a semiconductor device.

【図11】半田の塗布状態を説明するための断面図であ
る。
FIG. 11 is a cross-sectional view for explaining a solder application state.

【図12】従来のスクリーン印刷技術を説明するための
断面図である。
FIG. 12 is a cross-sectional view for explaining a conventional screen printing technique.

Claims (6)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 第1の透孔を設けた第1のマスク板、前
記第1のマスク板とは段差を持つように前記第1の透孔
を塞ぐ第2のマスク板、および前記第2のマスク板に設
けた第2の透孔とを具備するメタルマスクを被塗布物の
上に重ね、 第1のスキージを摺動することにより前記第1の透孔内
を半田で埋没せしめ、 第2のスキージを摺動することにより前記第1の透孔内
の余分な半田を除去して、 前記被塗布物の上に前記第2の透孔を通して半田材料を
塗布することを特徴とするメタルマスクによる半田塗布
方法。
A first mask plate provided with a first through-hole, a second mask plate closing the first through-hole so as to have a step with the first mask plate, and the second mask plate; A metal mask having a second through-hole provided in the mask plate is placed on the object to be coated, and the first squeegee is slid to bury the inside of the first through-hole with solder. Metal by removing excess solder in the first through hole by sliding a squeegee 2 and applying a solder material through the second through hole on the object to be coated. Solder coating method using a mask.
【請求項2】 リードの先端が空間を隔てて放熱板に重
畳するリードフレームの放熱板上に半田を塗布するに際
し、 第1の透孔を設けた第1のマスク板、前記第1のマスク
板とは段差を持つように前記第1の透孔を塞ぐ第2のマ
スク板、および前記第2のマスク板に設けた第2の透孔
とを具備するメタルマスクを前記放熱板の上に重ね、 この状態で前記第2のマスク板は前記リードを回避して
前記放熱板表面に当接しており、 第1のスキージを摺動することにより前記第1の透孔内
を半田で埋没せしめ、 第2のスキージを摺動することにより前記第1の透孔内
の余分な半田を除去して、 前記放熱板の上に前記第2の透孔を通して半田材料を塗
布することを特徴とする半導体装置の製造方法。
2. A first mask plate provided with a first through-hole when solder is applied on a heat radiating plate of a lead frame in which a tip of a lead overlaps a heat radiating plate with a space therebetween, and the first mask is provided. A metal mask including a second mask plate that covers the first through hole so as to have a step with the plate, and a second through hole provided in the second mask plate is placed on the heat sink. In this state, the second mask plate is in contact with the surface of the heat radiating plate avoiding the leads, and slides a first squeegee to bury the inside of the first through hole with solder. An excess solder in the first through hole is removed by sliding a second squeegee, and a solder material is applied on the heat sink through the second through hole. A method for manufacturing a semiconductor device.
【請求項3】 前記第1のスキージが硬質ゴムから成る
ことを特徴とする請求項1又は2記載の半田塗布方法又
は半導体装置の製造方法。
3. The method according to claim 1, wherein the first squeegee is made of a hard rubber.
【請求項4】 前記第2のスキージが前記第1の透孔の
大きさと前記第2のマスク板との段差に合致するような
突出部を有するものであることを特徴とする請求項1又
は2記載の半田塗布方法又は半導体装置の製造方法。
4. The squeegee according to claim 1, wherein the second squeegee has a protrusion that matches a step between the first through hole and the second mask plate. 2. The method for applying a solder or the method for manufacturing a semiconductor device according to item 2.
【請求項5】 前記第2のマスク板と前記被塗布物とを
密着させた状態で半田塗布を行うことを特徴とする請求
項1又は2記載の半田塗布方法又は半導体装置の製造方
法。
5. The method for applying a solder or the method for manufacturing a semiconductor device according to claim 1, wherein the solder is applied in a state where the second mask plate and the object to be coated are in close contact with each other.
【請求項6】 櫛歯状の突出部を有することを特徴とす
るスキージ。
6. A squeegee having a comb-shaped protrusion.
JP15957193A 1992-10-26 1993-06-29 Solder coating method, semiconductor device manufacturing method, and squeegee Expired - Fee Related JP2816084B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15957193A JP2816084B2 (en) 1992-10-26 1993-06-29 Solder coating method, semiconductor device manufacturing method, and squeegee

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP28758392 1992-10-26
JP4-287583 1992-10-26
JP15957193A JP2816084B2 (en) 1992-10-26 1993-06-29 Solder coating method, semiconductor device manufacturing method, and squeegee

Publications (2)

Publication Number Publication Date
JPH06196516A JPH06196516A (en) 1994-07-15
JP2816084B2 true JP2816084B2 (en) 1998-10-27

Family

ID=26486320

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15957193A Expired - Fee Related JP2816084B2 (en) 1992-10-26 1993-06-29 Solder coating method, semiconductor device manufacturing method, and squeegee

Country Status (1)

Country Link
JP (1) JP2816084B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101246638B1 (en) * 2003-10-28 2013-03-25 다우 코닝 코포레이션 Method for making a flat-top pad
JP5206728B2 (en) * 2010-04-15 2013-06-12 パナソニック株式会社 Mask cleaning device, solder printer, and mask cleaning method
CN114981937A (en) * 2020-01-22 2022-08-30 三菱电机株式会社 Method for manufacturing semiconductor device

Also Published As

Publication number Publication date
JPH06196516A (en) 1994-07-15

Similar Documents

Publication Publication Date Title
KR100294719B1 (en) Molded semiconductor device and method for manufacturing the same, lead frame
US6410979B2 (en) Ball-grid-array semiconductor device with protruding terminals
KR19980070254A (en) Resin Sealed Semiconductor Device
JPH02244711A (en) Semiconductor package
KR20010109149A (en) A surface mount type electronic circuit unit
JPH06295939A (en) Semiconductor device
JPH03108744A (en) Resin-sealed semiconductor device
JP2816084B2 (en) Solder coating method, semiconductor device manufacturing method, and squeegee
JPS6227544B2 (en)
JP3022062B2 (en) Metal mask
JP2007208521A (en) Manufacturing method of piezoelectric oscillator
JPH10321651A (en) Semiconductor device
JP2000133658A (en) Manufacture of electronic component
JPH0878599A (en) Integrated circuit package and manufacture thereof
JP2975783B2 (en) Lead frame and semiconductor device
JP2002134646A (en) Manufacturing method of wiring board
JP3036484B2 (en) Semiconductor device and manufacturing method thereof
JPH0685165A (en) Semiconductor device and manufacture thereof
KR100246848B1 (en) Land grid array and a semiconductor package having a same
WO1995010852A1 (en) Bonding of leads directly over chip active areas
US20090057856A1 (en) Bonding-patterned device and electronic component
JP2828578B2 (en) Semiconductor device
JPH11186465A (en) Semiconductor device and its manufacture
JP2001345592A (en) Electronic component and manufacturing method therefor
JPH07202453A (en) Circuit structure and production thereof

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees