JP2710512B2 - Manufacturing method of printed wiring board - Google Patents

Manufacturing method of printed wiring board

Info

Publication number
JP2710512B2
JP2710512B2 JP4510892A JP4510892A JP2710512B2 JP 2710512 B2 JP2710512 B2 JP 2710512B2 JP 4510892 A JP4510892 A JP 4510892A JP 4510892 A JP4510892 A JP 4510892A JP 2710512 B2 JP2710512 B2 JP 2710512B2
Authority
JP
Japan
Prior art keywords
solder resist
resist film
wiring board
printed wiring
photosensitive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP4510892A
Other languages
Japanese (ja)
Other versions
JPH05243715A (en
Inventor
利秀 伊藤
Original Assignee
富山日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 富山日本電気株式会社 filed Critical 富山日本電気株式会社
Priority to JP4510892A priority Critical patent/JP2710512B2/en
Publication of JPH05243715A publication Critical patent/JPH05243715A/en
Application granted granted Critical
Publication of JP2710512B2 publication Critical patent/JP2710512B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は印刷配線板の製造方法に
関し、特にソルダレジスト工程を有する印刷配線板の製
造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a printed wiring board, and more particularly to a method for manufacturing a printed wiring board having a solder resist process.

【0002】[0002]

【従来の技術】印刷配線板のはんだブリッジ防止の目的
に用いるソルダレジストの形成には、高密度印刷配線板
においては、従来のスクリーン印刷法に替わって感光性
液状ソルダレジストを用いた写真法が一般的に用いられ
ている。
2. Description of the Related Art For forming a solder resist used for the purpose of preventing a solder bridge on a printed wiring board, a photographic method using a photosensitive liquid solder resist is used instead of a conventional screen printing method for a high density printed wiring board. Commonly used.

【0003】この写真法によるソルダレジスト工程の製
造方法について図2を用いて説明する。
A method of manufacturing the solder resist process by the photographic method will be described with reference to FIG.

【0004】まず、図2(a)に示すように、絶縁基板
に回路1aを形成する。次に、図2(b)に示すよう
に、回路形成された絶縁基板1に感光性液状ソルダレジ
ストを塗布し、熱風循環炉で乾燥して感光性ソルダレジ
スト膜2を得る。次に、図2(c)に示すように、所定
のパターンを有するマスクフィルム4を回路形成された
絶縁基板1に重ね合わせ位置決め後、露光して感光した
ソルダレジスト膜5を形成する。次に、図2(d)に示
すように、未露光部のソルダレジスト膜6を現像除去
し、回路1a間に感光したソルダレジスト膜5を有する
印刷配線板を得る。
First, as shown in FIG. 2A, a circuit 1a is formed on an insulating substrate. Next, as shown in FIG. 2B, a photosensitive liquid solder resist is applied to the insulating substrate 1 on which the circuit is formed, and dried in a hot air circulating furnace to obtain a photosensitive solder resist film 2. Next, as shown in FIG. 2C, a mask film 4 having a predetermined pattern is superposed and positioned on the circuit-formed insulating substrate 1, and then exposed and exposed to form a solder resist film 5. Next, as shown in FIG. 2D, the solder resist film 6 in the unexposed portion is developed and removed to obtain a printed wiring board having the solder resist film 5 exposed between the circuits 1a.

【0005】[0005]

【発明が解決しようとする課題】この従来の製造方法で
は、以下に述べる問題点があった。
The conventional manufacturing method has the following problems.

【0006】一般に、感光性液状ソルダレジストは、感
光性を付与する目的でその成分中に重合開始剤ならびに
増感剤等の低分子の成分を含んでいる。このため、乾燥
された感光性液状ソルダレジスト膜は、常温時でも粘着
性を有している。また、30℃を越えると粘着性は著し
く高くなる傾向にある。
In general, a photosensitive liquid solder resist contains low-molecular components such as a polymerization initiator and a sensitizer in its components for the purpose of imparting photosensitivity. For this reason, the dried photosensitive liquid solder resist film has adhesiveness even at room temperature. On the other hand, when the temperature exceeds 30 ° C., the tackiness tends to be extremely high.

【0007】したがって、乾燥後の感光性ソルダレジス
ト膜は常温でも塗膜同士を接したり重ねたりすることが
できないので、取り扱い方法としては一枚毎に間隔を空
けて立てて保持する必要があるとともに、厚み0.4m
m以下の印刷配線板については立てて保持するというこ
とが困難であるために製造ができなかった。
[0007] Therefore, the photosensitive solder resist film after drying cannot contact or overlap with each other even at room temperature. 0.4m thick
The printed wiring board of m or less could not be manufactured because it was difficult to hold it upright.

【0008】また、露光時に温度が30℃を越えると、
粘着性が著しくなって露光ガラス面と感光性ソルダレジ
スト膜が密着してしまうために搬送不良を生じたり、感
光性ソルダレジスト膜に品質欠点を生じたり、生産効率
を悪化させていた。
If the temperature exceeds 30 ° C. during exposure,
Since the adhesiveness becomes remarkable and the exposed glass surface comes into close contact with the photosensitive solder resist film, transport failure occurs, quality defects occur in the photosensitive solder resist film, and production efficiency is deteriorated.

【0009】本発明の目的は、乾燥後の感光性ソルダレ
ジストの重ね取り扱いが可能で、露光時に粘着性を生じ
ない印刷配線板の製造方法を提供することにある。
It is an object of the present invention to provide a method for manufacturing a printed wiring board which allows repeated handling of a photosensitive solder resist after drying and does not cause tackiness upon exposure.

【0010】[0010]

【課題を解決するための手段】本発明の印刷配線板の製
造方法は、回路形成された絶縁基板に感光性液状ソルダ
を塗布,乾燥し、感光性ソルダレジスト膜を得る工程
と、該感光性ソルダレジスト膜上に離型剤を重ねて塗
布,乾燥し離型剤塗膜を形成する工程と、更に、所定の
パターンを有するマスクフィルムを重ね合わせて露光し
未露光部の前記感光性ソルダレジスト膜と前記離型剤塗
膜とを同時に現像除去する工程とを有する。
According to a method of manufacturing a printed wiring board of the present invention, a photosensitive liquid solder is applied to an insulating substrate on which a circuit is formed and dried to obtain a photosensitive solder resist film. A step of forming a release agent coating film by applying and drying a release agent on the solder resist film, and further, overlapping and exposing a mask film having a predetermined pattern to the unexposed portion of the photosensitive solder resist. Simultaneously developing and removing the film and the release agent coating film.

【0011】[0011]

【実施例】次に、本発明の実施例について図面を参照し
て説明する。
Next, embodiments of the present invention will be described with reference to the drawings.

【0012】図1(a)〜(e)は本発明の一実施例を
説明する工程順に示した断面図である。
FIGS. 1A to 1E are cross-sectional views showing a sequence of steps for explaining an embodiment of the present invention.

【0013】まず、図1(a)に示すように、絶縁基板
上に回路1aを形成する。
First, as shown in FIG. 1A, a circuit 1a is formed on an insulating substrate.

【0014】次に、図1(b)に示すように、回路形成
された絶縁基板1に感光性液状ソルダレジストをスプレ
ーコータ法で20〜50μmの厚さに塗布し、80〜1
00℃の熱風循環炉で10〜30分乾燥して感光性ソル
ダレジスト膜2を得る。
Next, as shown in FIG. 1B, a photosensitive liquid solder resist is applied to the circuit-formed insulating substrate 1 to a thickness of 20 to 50 μm by a spray coater method.
The photosensitive solder resist film 2 is obtained by drying in a hot air circulating furnace at 00 ° C. for 10 to 30 minutes.

【0015】次に、図1(c)に示すように、感光性ソ
ルダレジスト膜2上に離型剤を0.5〜3μmの厚さに
塗布し、20〜100℃の熱風循環炉で5〜10分乾燥
して離型剤塗膜3を得る。
Next, as shown in FIG. 1C, a release agent is applied on the photosensitive solder resist film 2 to a thickness of 0.5 to 3 μm, and the release agent is applied in a hot air circulation furnace at 20 to 100 ° C. After drying for 10 minutes, the release agent coating film 3 is obtained.

【0016】次に、図1(d)に示すように、所定のパ
ターンを有するマスクフィルム4を回路形成した絶縁基
板1に重ね合わせ位置決めし、400〜1000mJ/
cm2 の紫外線エネルギーを照射し露光することによ
り、感光したソルダレジスト膜5を得る。
Next, as shown in FIG. 1 (d), a mask film 4 having a predetermined pattern is superimposed and positioned on the insulating substrate 1 on which a circuit is formed, and 400 to 1000 mJ /
The exposed solder resist film 5 is obtained by irradiating and irradiating with ultraviolet energy of cm 2 .

【0017】次に、図1(e)に示すように、未露光部
のソルダレジスト膜6と離型剤塗膜3を同時に0.5〜
3.0%の炭酸ナトリウム水溶液で現像除去し、回路1
aの間に感光したソルダレジスト膜5のパターンを形成
し、印刷配線板が得られる。
Next, as shown in FIG. 1 (e), the unexposed portion of the solder resist film 6 and the release agent coating film 3 are simultaneously coated by 0.5 to 0.5 μm.
Develop and remove with 3.0% aqueous sodium carbonate
The pattern of the solder resist film 5 exposed during the period a is formed, and a printed wiring board is obtained.

【0018】尚、離型剤としては、シリコーン樹脂を結
合剤と混合し有機溶剤に溶かしたものを用いる。フッ素
樹脂を結合剤と混合し有機溶剤に溶かしたものを用いる
こともできる。また、感光性ソルダレジスト膜上への離
型剤の塗布方法は、スプレーコータ法,ローラーコータ
法,刷毛塗り等の方法で実施することもできる。
The release agent used is a mixture of a silicone resin mixed with a binder and dissolved in an organic solvent. A solution obtained by mixing a fluororesin with a binder and dissolving it in an organic solvent can also be used. The method of applying the release agent on the photosensitive solder resist film can also be performed by a method such as a spray coater method, a roller coater method, or a brush coating method.

【0019】また、回路形成された絶縁基板への感光性
液状ソルダレジストの塗布方法は、スクリーン印刷法,
カーテンコータ法,ローラーコータ法等の方法で実施す
ることもできる。
The method of applying the photosensitive liquid solder resist to the circuit-formed insulating substrate includes screen printing,
It can also be carried out by a method such as a curtain coater method or a roller coater method.

【0020】[0020]

【発明の効果】以上説明したように本発明は、感光性ソ
ルダレジスト膜上に離型剤塗布膜を形成することによ
り、以下の効果を有する。
As described above, the present invention has the following effects by forming a release agent coating film on a photosensitive solder resist film.

【0021】乾燥後の回路形成された絶縁基板を、積み
重ねることが可能となるため取り扱いが容易になるとと
もに、厚み0.4mm以下の印刷配線板の製造が可能と
なる。
Since the insulating substrates on which the circuits are formed after drying can be stacked, handling becomes easy, and a printed wiring board having a thickness of 0.4 mm or less can be manufactured.

【0022】また、露光時に温度が30℃を越えた場合
でも粘着性が現われないので、露光時の搬送性が安定
し、生産効率が向上する。
Further, even when the temperature exceeds 30 ° C. at the time of exposure, no tackiness appears, so that the transportability at the time of exposure is stabilized and the production efficiency is improved.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例を説明する工程順に示した断
面図である。
FIG. 1 is a cross-sectional view shown in the order of steps for explaining an embodiment of the present invention.

【図2】従来の印刷配線板の製造方法を説明する工程順
に示した断面図である。
FIG. 2 is a cross-sectional view illustrating a conventional method of manufacturing a printed wiring board in the order of steps illustrating the method.

【符号の説明】[Explanation of symbols]

1 回路形成された絶縁基板 1a 回路 2 感光性ソルダレジスト膜 3 離型剤塗膜 4 所定のパターンを有するマスクフィルム 5 感光したソルダレジスト膜 6 未露光部のソルダレジスト膜 REFERENCE SIGNS LIST 1 Insulated substrate with circuit formed 1a Circuit 2 Photosensitive solder resist film 3 Release agent coating 4 Mask film having a predetermined pattern 5 Exposed solder resist film 6 Unexposed solder resist film

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 回路形成された絶縁基板に感光性液状ソ
ルダを塗布,乾燥し、感光性ソルダレジスト膜を得る工
程と、該感光性ソルダレジスト膜上に離型剤を重ねて塗
布,乾燥し離型剤塗膜を形成する工程と、更に、所定の
パターンを有するマスクフィルムを重ね合わせて露光し
未露光部の前記感光性ソルダレジスト膜と前記離型剤塗
膜とを同時に現像除去する工程とを有するこを特徴とす
る印刷配線板の製造方法。
1. A step of applying and drying a photosensitive liquid solder on an insulating substrate on which a circuit is formed to obtain a photosensitive solder resist film, and applying and drying a release agent over the photosensitive solder resist film. A step of forming a release agent coating film, and further, a step of overlapping and exposing a mask film having a predetermined pattern, and simultaneously developing and removing the unexposed portion of the photosensitive solder resist film and the release agent coating film. A method for manufacturing a printed wiring board, comprising:
JP4510892A 1992-03-03 1992-03-03 Manufacturing method of printed wiring board Expired - Fee Related JP2710512B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4510892A JP2710512B2 (en) 1992-03-03 1992-03-03 Manufacturing method of printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4510892A JP2710512B2 (en) 1992-03-03 1992-03-03 Manufacturing method of printed wiring board

Publications (2)

Publication Number Publication Date
JPH05243715A JPH05243715A (en) 1993-09-21
JP2710512B2 true JP2710512B2 (en) 1998-02-10

Family

ID=12710079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4510892A Expired - Fee Related JP2710512B2 (en) 1992-03-03 1992-03-03 Manufacturing method of printed wiring board

Country Status (1)

Country Link
JP (1) JP2710512B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3902169B2 (en) 2003-09-08 2007-04-04 日東電工株式会社 Method and apparatus for manufacturing printed circuit board
KR101906269B1 (en) * 2012-04-17 2018-10-10 삼성전자 주식회사 Semiconductor package and method of fabricating the same

Also Published As

Publication number Publication date
JPH05243715A (en) 1993-09-21

Similar Documents

Publication Publication Date Title
US3506441A (en) Double photoresist processing
JP3031042B2 (en) Printed wiring board for surface mounting
JP2710512B2 (en) Manufacturing method of printed wiring board
JP3019503B2 (en) Manufacturing method of printed wiring board
JP2550899B2 (en) Method for manufacturing printed wiring board
JP2503617B2 (en) Manufacturing method of printed wiring board
JP3755193B2 (en) Method and apparatus for manufacturing printed wiring board
JPH04348589A (en) Manufacture of printed circuit board
JPH04267397A (en) Manufacture of printed wiring board
JP2900639B2 (en) Manufacturing method of printed wiring board
JP3019502B2 (en) Printed wiring board and its manufacturing method
JP2871958B2 (en) Method for forming pattern of polyimide resin
JP2587544B2 (en) Manufacturing method of printed wiring board
JPH05191020A (en) Printed wiring board with solder resist film
JPH04314384A (en) Manufacture of printed wiring board
JP2687616B2 (en) Manufacturing method of printed wiring board
JPH02186692A (en) Manufacture of printed wiring board
JPH04258194A (en) Printed wiring board and manufacture thereof
JP2600335B2 (en) Method for manufacturing insulating layer of ceramic multilayer substrate
JP3366865B2 (en) Pattern formation method
JP3395223B2 (en) Manufacturing method of printed wiring board
JP3348332B2 (en) Lithography method
JPH05198924A (en) Pattern formation
JPH0637428A (en) Manufacture of printed wiring board
JPH01321683A (en) Manufacture of printed wiring board

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19970924

LAPS Cancellation because of no payment of annual fees