JP2677087B2 - Semiconductor integrated circuit - Google Patents
Semiconductor integrated circuitInfo
- Publication number
- JP2677087B2 JP2677087B2 JP3318761A JP31876191A JP2677087B2 JP 2677087 B2 JP2677087 B2 JP 2677087B2 JP 3318761 A JP3318761 A JP 3318761A JP 31876191 A JP31876191 A JP 31876191A JP 2677087 B2 JP2677087 B2 JP 2677087B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode pad
- resistor
- integrated circuit
- semiconductor integrated
- external electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6611—Wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/48195—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49112—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting a common bonding area on the semiconductor or solid-state body to different bonding areas outside the body, e.g. diverging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
- H01L2924/30111—Impedance matching
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は半導体集積回路に関し、
特に高速演算回路を有する半導体集積回路に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor integrated circuit,
In particular, the present invention relates to a semiconductor integrated circuit having a high speed arithmetic circuit.
【0002】[0002]
【従来の技術】近年電子計算機の発達により、半導体集
積回路の高速演算回路に要求される演算速度の向上、高
集積化の要請が増大している。高速演算を実現するのに
半導体集積回路としてECL回路又はCML回路を使用
する場合、インピーダンス整合のため高精度の抵抗値を
有する終端抵抗を必要とする。2. Description of the Related Art With the development of electronic computers in recent years, there has been an increasing demand for higher operation speed and higher integration required for high-speed operation circuits of semiconductor integrated circuits. When using an ECL circuit or a CML circuit as a semiconductor integrated circuit for realizing high-speed calculation, a terminating resistor having a highly accurate resistance value is required for impedance matching.
【0003】従来この終端抵抗は、抵抗値のばらつきを
小さくする為に、半導体集積回路を実装する多層配線基
板もしくは、半導体チップを収容するチップキャリア等
のパッケージ内に設けていた。(例えば特公昭63−0
04709号公報参照)。なお半導体チップ内に5%以
下のばらつき範囲の50Ω程度の終端抵抗を形成する事
は、抵抗のサイズを非常に大きくする必要があったり、
規格内抵抗の歩留が非常に低下する為、実用上製造する
事は非常に困難である。Conventionally, this terminating resistor has been provided in a package such as a multilayer wiring board for mounting a semiconductor integrated circuit or a chip carrier for accommodating a semiconductor chip in order to reduce variations in resistance value. (For example, Japanese Patent Publication Sho 63-0
No. 04709). Note that forming a terminating resistance of about 50Ω in the semiconductor chip with a variation range of 5% or less requires a very large resistance size,
Since the yield of in-specification resistance is very low, it is very difficult to manufacture practically.
【0004】[0004]
【発明が解決しようとする課題】半導体集積回路を高密
度に実装するための多層配線基板においては、終端抵抗
を形成するのに必要な特別の領域を設けなければならな
いため、高密度化を阻害し性能を低下させるという問題
がある。また、チップキャリヤ内に抵抗体を設ける場
合、多数個の抵抗体を設ける事が出来ないため、半導体
集積回路の全ての入出力端子(入力又は出力端子のいず
れか全ての場合も)に対応して終端抵抗を設ける事は困
難である。In a multilayer wiring board for mounting a semiconductor integrated circuit at a high density, it is necessary to provide a special region necessary for forming a terminating resistor, which hinders high density. However, there is a problem that the performance is lowered. Also, when a resistor is provided in the chip carrier, it is not possible to provide a large number of resistors, so it is possible to support all input / output terminals (even if either input or output terminal) of the semiconductor integrated circuit. It is difficult to provide a terminating resistor.
【0005】更に多層基板の場合でも、チップキャリア
の場合でも、終端抵抗の取付け位置が半導体チップの入
出力端近傍に設けられないため、インピーダンス整合性
に限界を生じ、またノイズ等が増加し、高速演算に支障
を起たすという問題がある。Further, in the case of both the multilayer substrate and the chip carrier, since the mounting position of the terminating resistor is not provided in the vicinity of the input / output end of the semiconductor chip, impedance matching is limited and noise and the like increase. There is a problem that it hinders high-speed calculation.
【0006】[0006]
【課題を解決するための手段】本発明の半導体集積回路
は、素子が形成された半導体チップの外周部に設けられ
入出力信号用電極パッドに配線導体により接続された第
1の外部電極パッドと、この第1の外部電極パッドに隣
接して設けられ電源用電極パッドに接続された第2の外
部電極パッドと、前記第1の外部電極パッドと前記第2
の外部電極パッドとの間に接続された外部接続端子付の
抵抗体とを含むものである。A semiconductor integrated circuit according to the present invention includes a first external electrode pad which is provided on an outer peripheral portion of a semiconductor chip on which an element is formed and which is connected to an input / output signal electrode pad by a wiring conductor. A second external electrode pad provided adjacent to the first external electrode pad and connected to a power source electrode pad, the first external electrode pad and the second external electrode pad
And a resistor with an external connection terminal connected between the external electrode pad and the external electrode pad.
【0007】[0007]
【実施例】次に本発明について図面を参照して説明す
る。図1(a),(b)は本発明の第1の実施例を示す
半導体集積回路の平面図及びA−A線断面図である。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings. 1A and 1B are a plan view and a sectional view taken along line AA of a semiconductor integrated circuit showing a first embodiment of the present invention.
【0008】図1(a),(b)に示すように半導体集
積チップ1の主表面上には、入力信号用電極パッド2と
出力信号用電極パッド3及びGND電源パッド4とが配
置されている。また半導体チップ1の外周部には、配線
導体12により入力信号用電極パッド2と電気的に接続
された抵抗体接続用の第1の外部電極パッド5とGND
電源パターン6に接続された抵抗体接続用の第2外部電
極パッド7とが隣接して配置してある。一方半導体チッ
プ1を使用して構成するシステムで必要とする入力イン
ピーダンスに整合する様に、抵抗値を調整されたチップ
抵抗8は、両端に電極端子10を有し、第1及び第2の
外部電極パッド5,7との間にリード11で接続されて
いる。As shown in FIGS. 1A and 1B, an input signal electrode pad 2, an output signal electrode pad 3 and a GND power supply pad 4 are arranged on the main surface of the semiconductor integrated chip 1. There is. Further, on the outer peripheral portion of the semiconductor chip 1, a first external electrode pad 5 for connecting a resistor, which is electrically connected to the input signal electrode pad 2 by a wiring conductor 12, and a GND.
The second external electrode pad 7 for connecting the resistor, which is connected to the power supply pattern 6, is arranged adjacent to the second external electrode pad 7. On the other hand, the chip resistor 8 whose resistance value is adjusted so as to match the input impedance required in the system configured by using the semiconductor chip 1 has the electrode terminals 10 at both ends, and has the first and second external terminals. The leads 11 are connected to the electrode pads 5 and 7.
【0009】以上の様に半導体集積回路を構成する事に
より、ECL又はCML回路で構成された半導体集積回
路の入力端に高精度の終端抵抗が配置された事になり、
高速演算に必要なインピーダンス整合を企る事が出来
る。なお抵抗体接続用第1の外部電極パッド5との接続
を入力信号用電極パッドの代わりに出力信号用電極パッ
ドに代えた場合でも同様である。By configuring the semiconductor integrated circuit as described above, a highly accurate terminating resistor is arranged at the input end of the semiconductor integrated circuit configured by the ECL or CML circuit.
The impedance matching required for high speed calculation can be attempted. The same applies to the case where the connection with the first external electrode pad 5 for resistor connection is replaced with the output signal electrode pad instead of the input signal electrode pad.
【0010】図2(a),(b)は本発明の第2の実施
例を示す半導体集積回路の平面図及びB−B線断面図で
ある。2A and 2B are a plan view and a sectional view taken along line BB of a semiconductor integrated circuit showing a second embodiment of the present invention.
【0011】第1の実施例と同様の半導体チップ1Aを
準備する。チップ1Aの外周部の第1及び第2の外部電
極パッド5A,7Aに1:1に対応する様に配備したT
ABリード14を有するポリイミドテープ13上におい
て、第1及び第2の外部電極パッド5A,7Aに対応す
るTABリード14の間に薄膜抵抗15を第1の実施例
と同様に所望の抵抗値に対し高精度に形成する。更に半
導体チップ1Aの外周部の各外部電極パッド5A,7A
とポリイミドテープ13上のTABリード14の先端を
熱圧着で接続して、半導体集積回路を構成する。A semiconductor chip 1A similar to that of the first embodiment is prepared. The T arranged to correspond 1: 1 to the first and second external electrode pads 5A and 7A on the outer peripheral portion of the chip 1A
On the polyimide tape 13 having the AB leads 14, a thin film resistor 15 is provided between the TAB leads 14 corresponding to the first and second external electrode pads 5A and 7A with respect to a desired resistance value as in the first embodiment. Form with high precision. Further, each external electrode pad 5A, 7A on the outer peripheral portion of the semiconductor chip 1A
And the tips of the TAB leads 14 on the polyimide tape 13 are connected by thermocompression bonding to form a semiconductor integrated circuit.
【0012】このように構成された第2の実施例におい
ては、抵抗体として薄膜抵抗15を用いているため薄膜
抵抗の抵抗値を5%以内のばらつきで容易に形成できる
と共に、半導体集積回路をより小さくできるという利点
がある。In the second embodiment thus constructed, since the thin film resistor 15 is used as the resistor, the resistance value of the thin film resistor can be easily formed within a variation of 5% and the semiconductor integrated circuit can be formed. It has the advantage of being smaller.
【0013】次に第3の実施例を図3の断面図を用いて
説明する。第3の実施例は熱拡散板を用いる半導体集積
回路に本発明を適用した場合である。Next, a third embodiment will be described with reference to the sectional view of FIG. The third embodiment is a case where the present invention is applied to a semiconductor integrated circuit using a heat diffusion plate.
【0014】まず第1の実施例と同様の半導体チップ1
Bを準備する。更に熱抵抗の低いAlN板17の外周部
は絶縁膜18,抵抗体19電極メタライズ層20を形成
した熱拡散板を準備する。次にAlN板17の抵抗体1
9が存在する面の中央部に、半導体チップ1Bの裏面を
Au−Si16でダイマウントする。更に抵抗体19上
の電極メタライズ層20と半導体チップ1B上の第1及
び第2の外部電極5B,7Bを金又はAlのワイヤ21
でワイヤボンディングする。以上の様にして半導体集積
回路を構成する。First, a semiconductor chip 1 similar to that of the first embodiment.
Prepare B. Further, a heat diffusion plate having an insulating film 18 and a resistor 19 electrode metallized layer 20 formed on the outer peripheral portion of the AlN plate 17 having a lower heat resistance is prepared. Next, the resistor 1 of the AlN plate 17
The back surface of the semiconductor chip 1B is die-mounted with Au—Si 16 at the center of the surface where 9 is present. Furthermore, the electrode metallization layer 20 on the resistor 19 and the first and second external electrodes 5B and 7B on the semiconductor chip 1B are connected to the wire 21 of gold or Al.
Wire bonding with. The semiconductor integrated circuit is configured as described above.
【0015】このように構成された第3の実施例におい
ては、AlN板17の空いた領域に抵抗体19を設ける
ことができるので、特に抵抗体による面積増加を考慮す
る必要はない。更に、表面平面化したAlN板を用いる
事により、チップ1の反りをダイマウント後で吸収出来
チップ1表面の平面度を改善出来、チップ主表面上の外
部電極の実装性が高められる。In the thus constructed third embodiment, the resistor 19 can be provided in the vacant region of the AlN plate 17, so that it is not necessary to consider the area increase due to the resistor. Further, by using the surface-planarized AlN plate, the warp of the chip 1 can be absorbed after die mounting, the flatness of the surface of the chip 1 can be improved, and the mountability of external electrodes on the main surface of the chip can be enhanced.
【0016】次に第4の実施例を図4の平面図を参照し
て説明する。Next, a fourth embodiment will be described with reference to the plan view of FIG.
【0017】半導体チップ1Cの主表面上に配された入
出力信号用電極パッド22(22a〜22c)と、チッ
プ外周部に配された抵抗体接続用の第1の外部電極パッ
ド5(5a〜5c)との間の配線23(23a〜23
c)の抵抗が、設計パターン上同一になる様にした半導
体チップ1Cを準備する。この半導体チップ1Cと第1
〜第3の実施例で示した抵抗体を第1〜第3の実施例の
如くに接続して終端抵抗付半導体集積回路を構成する。The input / output signal electrode pads 22 (22a to 22c) arranged on the main surface of the semiconductor chip 1C and the first external electrode pads 5 (5a to 5a) for connecting the resistors arranged on the outer periphery of the chip. 5c) wiring 23 (23a-23)
A semiconductor chip 1C is prepared in which the resistance of c) is the same on the design pattern. This semiconductor chip 1C and the first
~ The resistors shown in the third embodiment are connected as in the first to third embodiments to form a semiconductor integrated circuit with a terminating resistor.
【0018】この場合入出力信号用電極パッド22a,
22b,22cと、抵抗体接続用の第1の外部電極パッ
ド5a,5b,5cを各々接続する配線23a,23
b,23cは同一の抵抗値になる様、配線長,配線幅が
設計されている。従ってこれら配線23a〜23c各々
の抵抗値と終端抵抗の抵抗値の合計の値はよりばらつき
の少い(5%以内)値となるため、第1〜第3の実施例
のものに比べインピーダンス整合性がよく、歩留の高い
半導体集積回路が得られる。In this case, the input / output signal electrode pads 22a,
Wirings 23a and 23 for respectively connecting 22b and 22c and the first external electrode pads 5a, 5b and 5c for resistor connection.
The wiring length and wiring width are designed so that b and 23c have the same resistance value. Therefore, the total value of the resistance value of each of the wirings 23a to 23c and the resistance value of the terminating resistance is a value with less variation (within 5%), so that impedance matching is better than that of the first to third embodiments. It is possible to obtain a semiconductor integrated circuit having good performance and high yield.
【0019】第1〜第3の実施例においては、外付け抵
抗の抵抗値を、チップ主表面上の入出力信号用電極パッ
ドと抵抗体接続用の外部電極パッド間の配線抵抗との合
計値で調整できるため、1ns以下のクロック周波数で
の高速演算で必要とされる5%以内でのインピーダンス
整合が容易になる。In the first to third embodiments, the resistance value of the external resistor is the total value of the wiring resistance between the input / output signal electrode pad on the main surface of the chip and the external electrode pad for resistor connection. The impedance matching within 5%, which is required for high-speed calculation with a clock frequency of 1 ns or less, is facilitated because it can be adjusted by
【0020】また第4の実施例においては、入出力信号
用電極パッドと抵抗体接続用の外周部電極パッド間の配
線抵抗ばらつきを5%以内にする事が容易である為、外
付け抵抗の値を一定にする事が出来る。Further, in the fourth embodiment, it is easy to make the wiring resistance variation between the input / output signal electrode pad and the outer peripheral electrode pad for connecting the resistor within 5%. The value can be constant.
【0021】[0021]
【発明の効果】以上説明したように本発明は、入出力信
号用電極パッドと、電源用電極パッドの間に抵抗値のば
らつきを高精度で抑えた外付け抵抗を具備する事によ
り、インピーダンス整合を高精度で合せる事が出来、E
CL又はCML回路を使用した高速演算が可能な半導体
集積回路が得られるという効果を有する。As described above, according to the present invention, the impedance matching is achieved by providing the external resistor between the input / output signal electrode pad and the power supply electrode pad with highly accurate variation in resistance value. Can be matched with high precision, and E
This has the effect of obtaining a semiconductor integrated circuit capable of high-speed calculation using a CL or CML circuit.
【図1】本発明の第1の実施例の平面図及び断面図。FIG. 1 is a plan view and a sectional view of a first embodiment of the present invention.
【図2】本発明の第2の実施例の平面図及び断面図。FIG. 2 is a plan view and a sectional view of a second embodiment of the present invention.
【図3】本発明の第3の実施例の断面図。FIG. 3 is a sectional view of a third embodiment of the present invention.
【図4】本発明の第4の実施例の平面図。FIG. 4 is a plan view of the fourth embodiment of the present invention.
1,1A〜1C 半導体チップ 2 入力信号用電極パッド 3 出力信号用電極パッド 4 GND電源パッド 5,5A,5B,5a〜5c 第1の外部電極パッド 6 GND電源パターン 7,7A 第2の外部電極パッド 8 チップ抵抗 9 層間絶縁膜 10 電極端子 11 リード 12 配線導体 13 ポリイミドテープ 14 TABリード 15 薄膜抵抗 16 Au−Si 17 AlN板 18 絶縁膜 19 抵抗体 20 電極メタライズ層 21 ワイヤ 22 入出力信号用電極パッド 23 配線 1, 1A to 1C Semiconductor chip 2 Input signal electrode pad 3 Output signal electrode pad 4 GND power supply pad 5, 5A, 5B, 5a to 5c First external electrode pad 6 GND power supply pattern 7, 7A Second external electrode Pad 8 Chip resistance 9 Interlayer insulation film 10 Electrode terminal 11 Lead 12 Wiring conductor 13 Polyimide tape 14 TAB lead 15 Thin film resistance 16 Au-Si 17 AlN plate 18 Insulation film 19 Resistor 20 Electrode metallized layer 21 Wire 22 Input / output signal electrode Pad 23 wiring
Claims (2)
に設けられ入出力信号用電極パッドに配線導体により接
続された第1の外部電極パッドと、この第1の外部電極
パッドに隣接して設けられ電源用電極パッドに接続され
た第2の外部電極パッドと、前記第1の外部電極パッド
と前記第2の外部電極パッドとの間に接続された外部接
続端子付の抵抗体とを含むことを特徴とする半導体集積
回路。1. A first external electrode pad provided on an outer peripheral portion of a semiconductor chip on which an element is formed and connected to an input / output signal electrode pad by a wiring conductor, and adjacent to the first external electrode pad. A second external electrode pad provided and connected to the power supply electrode pad; and a resistor with an external connection terminal connected between the first external electrode pad and the second external electrode pad A semiconductor integrated circuit characterized by the above.
ドと第1の外部電極パッド間の配線導体の抵抗値の合計
の値が規定の範囲内になるように抵抗体が選択されてい
る請求項1記載の半導体集積回路。2. The resistor is selected so that the total value of the resistance of the resistor and the resistance of the wiring conductor between the input / output signal electrode pad and the first external electrode pad is within a specified range. The semiconductor integrated circuit according to claim 1, wherein
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3318761A JP2677087B2 (en) | 1991-12-03 | 1991-12-03 | Semiconductor integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3318761A JP2677087B2 (en) | 1991-12-03 | 1991-12-03 | Semiconductor integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0613438A JPH0613438A (en) | 1994-01-21 |
JP2677087B2 true JP2677087B2 (en) | 1997-11-17 |
Family
ID=18102648
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3318761A Expired - Lifetime JP2677087B2 (en) | 1991-12-03 | 1991-12-03 | Semiconductor integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2677087B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2434537B1 (en) | 2004-05-18 | 2017-08-30 | Nippon Telegraph And Telephone Corporation | Electrode pad on conductive semiconductor substrate |
-
1991
- 1991-12-03 JP JP3318761A patent/JP2677087B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0613438A (en) | 1994-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3267409B2 (en) | Semiconductor integrated circuit device | |
JP2601867B2 (en) | Semiconductor integrated circuit mounting substrate, method of manufacturing the same, and semiconductor integrated circuit device | |
JP3051011B2 (en) | Power module | |
JPH0846076A (en) | Packing structure of semiconductor package | |
US6047467A (en) | Printed circuit board layout to minimize the clock delay caused by mismatch in length of metal lines and enhance the thermal performance of microelectronics packages via conduction through the package leads | |
KR100248035B1 (en) | Semiconductor package | |
JP2677087B2 (en) | Semiconductor integrated circuit | |
JP2000323610A (en) | Film carrier semiconductor device | |
JPH067551B2 (en) | Semiconductor device | |
JP3449099B2 (en) | Semiconductor device | |
JPS6077436A (en) | Semiconductor integrated circuit | |
JP2755587B2 (en) | Circuit board | |
US5650665A (en) | Hybrid integrated circuit device including circuit patterns of different conductivity and circuit elements mounted on an insulating substrate | |
WO1999013509A1 (en) | Semiconductor device | |
JPH06112355A (en) | Ceramic package | |
JPS5843553A (en) | Multi-chip lsi package | |
JP2892687B2 (en) | Package for semiconductor device | |
JP3193788B2 (en) | Substrate for mounting electronic components | |
JPH07114251B2 (en) | Semiconductor device | |
JP2507447B2 (en) | Semiconductor integrated circuit device | |
JPS5824957B2 (en) | Hand-made yuseki kairoyotasou high-senkiban | |
JPH07114217B2 (en) | Tape carrier type semiconductor device | |
JPH0828392B2 (en) | Semiconductor integrated circuit device | |
JPS5823754B2 (en) | Method for manufacturing wiring board for semiconductor integrated circuit | |
JPH04364064A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19970624 |