JP2654527B2 - Space diversity reception method - Google Patents

Space diversity reception method

Info

Publication number
JP2654527B2
JP2654527B2 JP3215711A JP21571191A JP2654527B2 JP 2654527 B2 JP2654527 B2 JP 2654527B2 JP 3215711 A JP3215711 A JP 3215711A JP 21571191 A JP21571191 A JP 21571191A JP 2654527 B2 JP2654527 B2 JP 2654527B2
Authority
JP
Japan
Prior art keywords
phase
power
reception
comparator
phase difference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP3215711A
Other languages
Japanese (ja)
Other versions
JPH0555967A (en
Inventor
裕貞 熱田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP3215711A priority Critical patent/JP2654527B2/en
Publication of JPH0555967A publication Critical patent/JPH0555967A/en
Application granted granted Critical
Publication of JP2654527B2 publication Critical patent/JP2654527B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Radio Transmission System (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明はスペースダイバーシティ
受信方式に関し、特にマイクロ波帯の無線通信装置用に
使用される合成型のスペースダイバーシティ受信方式に
関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a space diversity reception system, and more particularly to a combined space diversity reception system used for a radio communication device in a microwave band.

【0002】[0002]

【従来の技術】従来の同相合成方式のスペースダイバー
シティ受信方式図2に示すように、受信入力信号2は無
限移相器(EPS)によって位相を制御され、電力分配
器4Bで2分岐されて一方は電力合成器3に入力され
る。一方、受信入力信号1は電力分配器4Aで2分岐さ
れ、電力合成器3に入力され前述の受信入力信号2と合
成が行われる。他方電力分配器4A,4Bで分岐された
信号はそれぞれ位相比較する周波数帯域を決めるバンド
パスフィルタ5A,5Bを通り、電圧制御可変利得増幅
器6A及び6Bと検波器7A及び7Bとで構成されるA
GC増幅器15A,15Bにより一定電力レベルにまで
増幅される。AGC増幅器15Bの出力信号の位相は9
0度移相用の90度移相器8を通して位相比較器9Aに
より位相比較されている。この位相差情報は不要な高調
波成分をローパスフィルタ10Aで除去して位相差電圧
VOが出力される。この位相比較器9Aの特性は図3
(a)に示すように、同相点においてOVとなってい
る。この位相差電圧VOは電圧比較器11AによりOV
を基準として正か負かを判定することにより図3(b)
に示すように、一方の入力位相が他方に対し遅れている
か進んでいるかにより検出信号として出力される。この
位相情報をもつ信号は前記無限移相器(EPS)1の制
御信号としてESP制御回路13に入力され、無限移相
器(ESP)1の移相量を制御する。すなわち、検出さ
れた位相差情報が“遅れ”であれば“進み”の方向へ、
“進み”であれば“遅れ”の方向へ変化されることによ
って同相合成を行っていた。
2. Description of the Related Art As shown in FIG. 2, the phase of a received input signal 2 is controlled by an infinite phase shifter (EPS). Are input to the power combiner 3. On the other hand, the received input signal 1 is split into two by the power divider 4A, input to the power combiner 3, and combined with the received input signal 2 described above. On the other hand, the signals split by the power splitters 4A and 4B pass through band-pass filters 5A and 5B which determine frequency bands to be phase-compared, and are configured by voltage-controlled variable gain amplifiers 6A and 6B and detectors 7A and 7B.
It is amplified to a constant power level by the GC amplifiers 15A and 15B. The phase of the output signal of the AGC amplifier 15B is 9
The phases are compared by a phase comparator 9A through a 90-degree phase shifter 8 for a 0-degree phase shift. The phase difference information removes unnecessary harmonic components with a low-pass filter 10A and outputs a phase difference voltage VO. The characteristics of the phase comparator 9A are shown in FIG.
As shown in (a), it is OV at the in-phase point. This phase difference voltage VO is converted to OV by the voltage comparator 11A.
FIG. 3 (b)
As shown in (1), a detection signal is output depending on whether one input phase is behind or ahead of the other. The signal having this phase information is input to the ESP control circuit 13 as a control signal of the infinite phase shifter (EPS) 1 to control the amount of phase shift of the infinite phase shifter (ESP) 1. That is, if the detected phase difference information is “lag”,
In the case of "advance", in-phase synthesis was performed by changing in the direction of "lag".

【0003】[0003]

【発明が解決しようとする課題】上述した従来のスペー
スダイバーシティ受信方式では、2つの受信入力信号の
位相差を制御して同相で合成するように無限移相器の移
相量の制御を行なっているが、同相合成状態が確立され
るまでの遷移時間では、例えば2つの信号の位相差Δθ
が120度より大きい逆相付近になっている場合が存在
し得る。この場合には合成によりかえって元の信号レベ
ルを低下するように制御して信号の劣化を招くという欠
点があった。
In the conventional space diversity receiving system described above, the phase shift amount of the infinite phase shifter is controlled so as to control the phase difference between two received input signals and combine them in phase. However, in the transition time until the in-phase synthesis state is established, for example, the phase difference Δθ between the two signals
May be near the reverse phase greater than 120 degrees. In this case, there is a disadvantage that the signal is deteriorated by controlling the original signal level to be lowered rather than by combining.

【0004】[0004]

【課題を解決するための手段】本発明のスペースダイバ
ーシティ受信方式では、2つの受信入力信号を入力し、
その一方に90度移相器を挿入し、前記2つの受信入力
信号の位相を比較する第1の位相比較器と、この第1の
位相比較器の出力から前記2つの受信入力信号との間の
位相の遅れか進みかを検出する第1の電圧比較器と、こ
れらの電圧比較器の出力として得られる位相差情報によ
り受信入力信号の位相差を合わせる無限移相器を制御す
る位相差制御回路と、その位相が制御された2つの信号
を合成するための電力合成器を備えたスペースダイバー
シティ受信方式において、前記第1の位相比較器が比較
する2つの信号の位相差に対する位相比較特性を90度
異なるように設定した第2の位相比較器と、この第2の
位相比較器の出力から2つの受信入力の位相が同相付近
か逆相付近かを検出する第2の電圧比較器と、前記位相
差制御回路により制御された2つの信号の電力レベルを
それぞれ制御して前記電力合成器へ入力するための第1
及び第2の電力減衰器と、2つの受信入力信号のそれぞ
れの受信入力レベル情報を検出する第1及び第2の電力
検出手段と、前記第2の電圧比較器より得られる位相差
情報と前記第1及び第2の電力検出手段により得られる
入力電力レベル情報とによって前記第1及び第2の電力
減衰器の減衰量を制御する。
According to the space diversity receiving system of the present invention, two received input signals are inputted,
A 90-degree phase shifter is inserted into one of them, and a first phase comparator for comparing the phases of the two received input signals, and a signal between the output of the first phase comparator and the two received input signals. Phase difference control for controlling a first voltage comparator for detecting whether the phase is delayed or advanced, and an infinite phase shifter for adjusting a phase difference of a received input signal based on phase difference information obtained as an output of these voltage comparators In a space diversity receiving system including a circuit and a power combiner for combining two signals whose phases are controlled, a phase comparison characteristic for a phase difference between two signals compared by the first phase comparator is described. A second phase comparator set so as to differ by 90 degrees, a second voltage comparator for detecting whether the phases of the two reception inputs are near the in-phase or near the reverse phase from the output of the second phase comparator; By the phase difference control circuit First to input your two signals of the power level to the respective control to the power combiner
And a second power attenuator, first and second power detection means for detecting reception input level information of each of the two reception input signals, phase difference information obtained from the second voltage comparator, The amount of attenuation of the first and second power attenuators is controlled based on the input power level information obtained by the first and second power detection means.

【0005】[0005]

【実施例】次に本発明によって図面を参照して説明す
る。図1は本発明の一実施例のブロック図であり、図2
の従来例と同一の符号は同一の構成と機能を有する。す
なわち、本実施例では、位相比較器9Aと位相差が90
度異なる2信号を比較するために90度移相器8の入力
側に電力分配器4Dを設け、また、他方の信号も電力分
配器4Cにより分岐して位相比較器9Bで位相比較して
いる。その出力をローパスフィルタ10Bを通して位相
差電圧VOを得ている。位相比較器9Bの位相差電圧V
Oは図3(a)に示すように、Δθが−90度〜+90
度の位相付近で正電圧となり、Δθが+90度〜+27
0度の逆相付近で負の電圧値をとる。電圧比較器11B
は、この正・負を判定し、図3(c)に示すように、同
相付近か逆相付近かの検出信号として取り出される。ま
たAGC増幅器15A及び15Bを構成している検波器
7A及び7Bの出力電圧を取り出して、それぞれの電圧
値を比較するために電圧比較器12を設けることによ
り、2つの受信入力信号の電力レベルの大小を判定して
入力電力レベル情報としている。制御回路4は、この入
力電力レベル情報と電圧比較器11Bからの位相差情報
とを入力し、電力合成器3により合成される2つの信号
のそれぞれのレベルを制御するために設けられた電力減
衰器2A,2Bの減衰量を制御している。制御回路14
で合成する位相差Δθが同相付近(Δθ〈90度)の場
合には、電力減衰器2A,2Bでの減衰量を最小にして
合成を行ない、逆相付近(Δθ>90度)の場合には、
入力電力レベルの小さい方の電力減衰器の減衰量を大き
くし、入力電力レベルの大きい方の減衰量を最小にして
電力合成器3に一方の信号のみが入力されて合成が行な
われないようにしている。
BRIEF DESCRIPTION OF THE DRAWINGS FIG. FIG. 1 is a block diagram of one embodiment of the present invention, and FIG.
The same reference numerals as those of the conventional example have the same configuration and function. That is, in this embodiment, the phase difference between the phase comparator 9A and the phase comparator 9A is 90.
A power divider 4D is provided on the input side of the 90-degree phase shifter 8 for comparing two signals having different degrees, and the other signal is also branched by the power divider 4C and phase-compared by the phase comparator 9B. . A phase difference voltage VO is obtained from the output through a low-pass filter 10B. Phase difference voltage V of phase comparator 9B
O is, as shown in FIG. 3A, Δθ is −90 degrees to +90 degrees.
The voltage becomes positive near the phase of degree, and Δθ is +90 degrees to +27.
It takes a negative voltage value near the reverse phase of 0 degrees. Voltage comparator 11B
Judge whether the signal is positive or negative, and as shown in FIG. Also, by taking out the output voltages of the detectors 7A and 7B constituting the AGC amplifiers 15A and 15B and providing a voltage comparator 12 for comparing the respective voltage values, the power level of the two received input signals can be reduced. The magnitude is determined to be input power level information. The control circuit 4 receives the input power level information and the phase difference information from the voltage comparator 11B, and controls power attenuation provided for controlling the respective levels of the two signals synthesized by the power synthesizer 3. The amount of attenuation of the devices 2A and 2B is controlled. Control circuit 14
When the phase difference Δθ to be synthesized in step (1) is near the in-phase (Δθ <90 degrees), the synthesis is performed by minimizing the attenuation in the power attenuators 2A and 2B, and when the phase difference is near (Δθ> 90 degrees). Is
The attenuation of the power attenuator with the smaller input power level is increased, and the attenuation of the larger input power level is minimized so that only one signal is input to the power combiner 3 so that the combining is not performed. ing.

【0006】[0006]

【発明の効果】以上説明したように本発明は従来例の位
相比較器と位相差が90度異なる位相比較手段と判定手
段とを設けることにより、2つの受信入力信号の位相関
係が90度以上異なる場合に、2つの受信入力信号のど
ちらか入力レベルの低い方の合成を行なわないことによ
り、2つの受信入力信号が逆相付近で合成されて信号レ
べルの低下を招くことを防ぐ効果がある。
As described above, according to the present invention, the phase relationship between two received input signals is 90 ° or more by providing the phase comparator of the conventional example and the phase comparing means and the judging means having a phase difference of 90 °. In the case where the two input signals are different from each other, the effect of preventing the lowering of the input level of either of the two received input signals from being combined near the opposite phase to prevent the signal level from being lowered is prevented. There is.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例のブロック図である。FIG. 1 is a block diagram of one embodiment of the present invention.

【図2】従来のスペースダイバーシティ受信方式のブロ
ック図である。
FIG. 2 is a block diagram of a conventional space diversity receiving system.

【図3】本実施例と従来例とを比較説明するための説明
図である。
FIG. 3 is an explanatory diagram for comparing and explaining the present embodiment and a conventional example.

【符号の説明】[Explanation of symbols]

1 無限移相器(ESP) 2A,2B 電力減衰器 3,4A〜4D 電力配分器 5A,5B バンドパスフィルタ 6A,6B 可変利得増幅器 7A,7B 検波器 8 90度移相器 9A,9B 位相比較器 10A,10B ローパスフィルタ 11A,11B,12 電圧比較器 13 EPS制御回路 14 制御回路 15A,15B 自動利得制御増幅器 Reference Signs List 1 infinite phase shifter (ESP) 2A, 2B power attenuator 3, 4A to 4D power distributor 5A, 5B band pass filter 6A, 6B variable gain amplifier 7A, 7B detector 8 90 degree phase shifter 9A, 9B phase comparison 10A, 10B Low-pass filter 11A, 11B, 12 Voltage comparator 13 EPS control circuit 14 Control circuit 15A, 15B Automatic gain control amplifier

Claims (3)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 2つの受信入力信号を入力し、その一方
に90度移相器を挿入し、前記2つの受信入力信号の位
相を比較する第1の位相比較器と、この第1の位相比較
器の出力から前記2つの受信入力信号との間の位相の遅
れか進みかを検出する第1の電圧比較器と、これらの電
圧比較器の出力として得られる位相差情報により受信入
力信号の位相差を合わせる無限移相器を制御する位相差
制御回路と、その位相が制御された2つの信号を合成す
るための電力合成器を備えたスペースダイバーシティ受
信方式において、前記第1の位相比較器が比較する2つ
の信号の位相差に対する位相比較特性を90度異なるよ
うに設定した第2の位相比較器と、この第2の位相比較
器の出力から2つの受信入力の位相が同相付近か逆相付
近かを検出する第2の電圧比較器と、前記位相差制御回
路により制御された2つの信号の電力レベルをそれぞれ
制御して前記電力合成器へ入力するための第1及び第2
の電力減衰器と、2つの受信入力信号のそれぞれの受信
入力レベル情報を検出する第1及び第2の電力検出手段
と、前記第2の電圧比較器より得られる位相差情報と前
記第1及び第2の電力検出手段により得られる入力電力
レベル情報とによって前記第1及び第2の電力減衰器の
減衰量を制御することを特徴とするスペースダイバーシ
ティ受信方式。
1. A first phase comparator for inputting two reception input signals, inserting a 90-degree phase shifter into one of them, and comparing the phases of the two reception input signals, and a first phase comparator for comparing the phases of the two reception input signals. A first voltage comparator for detecting whether the phase of the two received input signals is delayed or advanced from the output of the comparator, and a phase difference information obtained as an output of these voltage comparators for detecting the phase of the received input signal. In the space diversity receiving system including a phase difference control circuit for controlling an infinite phase shifter for adjusting a phase difference and a power combiner for combining two signals whose phases are controlled, the first phase comparator And a second phase comparator in which the phase comparison characteristics with respect to the phase difference between the two signals to be compared are set to differ by 90 degrees, and from the output of the second phase comparator, the phases of the two reception inputs are near or in phase. Second to detect near phase And a first and a second for controlling the power levels of the two signals controlled by the phase difference control circuit and inputting them to the power combiner, respectively.
Power attenuator, first and second power detection means for detecting respective reception input level information of two reception input signals, phase difference information obtained from the second voltage comparator, and the first and second power detectors. A space diversity reception system, wherein the amount of attenuation of the first and second power attenuators is controlled based on input power level information obtained by a second power detection means.
【請求項2】 前記第1および第2の電力検出手段が2
つの受信入力を利得制御するそれぞれの自動利得制御増
幅器に設けられ、この利得制御電圧を入力電力レベル情
報としていることを特徴とする請求項1記載のスペース
ダイバーシティ受信方式。
2. The method according to claim 1, wherein said first and second power detection means are
2. The space diversity receiving method according to claim 1, wherein said gain control voltage is provided as input power level information, provided in each of the automatic gain control amplifiers for controlling the gain of two reception inputs.
【請求項3】 前記2つの受信入力の位相差が90度よ
り大きく逆相合成の付近にある場合には、受信入力レベ
ルの小さい方の第1又は第2の電力減衰器の減衰量を他
の電力減衰器より大きくすることを特徴とする請求項1
記載のスペースダイバーシティ受信方式。
3. When the phase difference between the two reception inputs is greater than 90 degrees and near the reverse phase combination, the amount of attenuation of the first or second power attenuator having the smaller reception input level is changed. 2. The power attenuator according to claim 1, wherein said power attenuator is larger than said power attenuator.
The space diversity reception method described.
JP3215711A 1991-08-28 1991-08-28 Space diversity reception method Expired - Lifetime JP2654527B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3215711A JP2654527B2 (en) 1991-08-28 1991-08-28 Space diversity reception method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3215711A JP2654527B2 (en) 1991-08-28 1991-08-28 Space diversity reception method

Publications (2)

Publication Number Publication Date
JPH0555967A JPH0555967A (en) 1993-03-05
JP2654527B2 true JP2654527B2 (en) 1997-09-17

Family

ID=16676903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3215711A Expired - Lifetime JP2654527B2 (en) 1991-08-28 1991-08-28 Space diversity reception method

Country Status (1)

Country Link
JP (1) JP2654527B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4484666B2 (en) * 2004-10-28 2010-06-16 アルパイン株式会社 Wireless broadcast receiver

Also Published As

Publication number Publication date
JPH0555967A (en) 1993-03-05

Similar Documents

Publication Publication Date Title
US4739518A (en) Receiver interference suppression system
US5263180A (en) Space diversity reception system
US7319716B2 (en) Transmitter image suppression in TDD transceivers
JP2002135186A (en) Receiver
JP2654527B2 (en) Space diversity reception method
JP2625846B2 (en) In-phase combined space diversity receiver
JPS5843941B2 (en) AM stereo receiver
JPH04222124A (en) Common-mode synthesizing circuit
JP2964929B2 (en) Space diversity combining method
JPS60254841A (en) Phasing equalization system
JPH02237324A (en) In-phase synthesis space diversity receiver
JP3335226B2 (en) Receiving machine
JPH0342758Y2 (en)
JP2616397B2 (en) Low threshold tracking receiver
JP3422113B2 (en) Tracking receiver
JPS6365260B2 (en)
JP2545060Y2 (en) Demodulation circuit
JPH0564101A (en) Receiver with at least two kinds of demodulation circuits sharing tuner device
JPH06232847A (en) Sd synthesizing system
JPH0526843Y2 (en)
JP3047189B2 (en) High sensitivity FM demodulation circuit
JPH05235812A (en) Space diversity device
JPH11271414A (en) Tracking receiver
JPH02237325A (en) In-phase synthesis space diversity receiver
JPH02272381A (en) Disturbing wave eliminating device

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19970401