JP2025518666A - フライングビット線を利用して有効なビット線長を大きくし、より高い性能と高められたメモリ密度をサポートするメモリアレイ、および関連方法 - Google Patents
フライングビット線を利用して有効なビット線長を大きくし、より高い性能と高められたメモリ密度をサポートするメモリアレイ、および関連方法 Download PDFInfo
- Publication number
- JP2025518666A JP2025518666A JP2024565939A JP2024565939A JP2025518666A JP 2025518666 A JP2025518666 A JP 2025518666A JP 2024565939 A JP2024565939 A JP 2024565939A JP 2024565939 A JP2024565939 A JP 2024565939A JP 2025518666 A JP2025518666 A JP 2025518666A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- circuits
- coupled
- column
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
- G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1063—Control signal output circuits, e.g. status or busy flags, feedback command signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US17/836,634 | 2022-06-09 | ||
| US17/836,634 US11967394B2 (en) | 2022-06-09 | 2022-06-09 | Memory arrays employing flying bit lines to increase effective bit line length for supporting higher performance, increased memory density, and related methods |
| PCT/US2023/019031 WO2023239471A1 (en) | 2022-06-09 | 2023-04-19 | Memory arrays employing flying bit lines to increase effective bit line length for supporting higher performance, increased memory density, and related methods |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2025518666A true JP2025518666A (ja) | 2025-06-19 |
| JP2025518666A5 JP2025518666A5 (https=) | 2026-04-24 |
Family
ID=86332230
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024565939A Pending JP2025518666A (ja) | 2022-06-09 | 2023-04-19 | フライングビット線を利用して有効なビット線長を大きくし、より高い性能と高められたメモリ密度をサポートするメモリアレイ、および関連方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US11967394B2 (https=) |
| EP (1) | EP4537335A1 (https=) |
| JP (1) | JP2025518666A (https=) |
| KR (1) | KR20250021458A (https=) |
| TW (1) | TW202349402A (https=) |
| WO (1) | WO2023239471A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20250335098A1 (en) * | 2024-04-30 | 2025-10-30 | Arm Limited | Access time in a memory array |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9305635B2 (en) | 2013-10-31 | 2016-04-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | High density memory structure |
| US9275686B2 (en) | 2014-05-28 | 2016-03-01 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Memory banks with shared input/output circuitry |
| US9928899B2 (en) * | 2015-12-29 | 2018-03-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Flying and twisted bit line architecture for dual-port static random-access memory (DP SRAM) |
| CN117524279A (zh) | 2017-11-15 | 2024-02-06 | 三星电子株式会社 | 具有虚拟体化架构的sram及包括其的系统和方法 |
| KR102845639B1 (ko) * | 2019-08-07 | 2025-08-12 | 삼성전자주식회사 | 스토리지 장치 |
-
2022
- 2022-06-09 US US17/836,634 patent/US11967394B2/en active Active
-
2023
- 2023-04-19 JP JP2024565939A patent/JP2025518666A/ja active Pending
- 2023-04-19 KR KR1020247040935A patent/KR20250021458A/ko active Pending
- 2023-04-19 WO PCT/US2023/019031 patent/WO2023239471A1/en not_active Ceased
- 2023-04-19 EP EP23723321.8A patent/EP4537335A1/en active Pending
- 2023-05-08 TW TW112116928A patent/TW202349402A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| US20230402069A1 (en) | 2023-12-14 |
| KR20250021458A (ko) | 2025-02-13 |
| EP4537335A1 (en) | 2025-04-16 |
| WO2023239471A1 (en) | 2023-12-14 |
| TW202349402A (zh) | 2023-12-16 |
| US11967394B2 (en) | 2024-04-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1936628B1 (en) | Memory device, memory controller and memory system | |
| US8305834B2 (en) | Semiconductor memory with memory cell portions having different access speeds | |
| US6477621B1 (en) | Parallel access virtual channel memory system | |
| JP2025520284A (ja) | バースト読み出し／書き込みモードにおける読み出し／書き込みデータのシリアル化／デシリアル化をサポートするためのメモリバンクおよび一体型シリアライザ／デシリアライザ回路を採用するコンピュータメモリアレイ、および関連する方法 | |
| US20180032429A1 (en) | Techniques to allocate regions of a multi-level, multi-technology system memory to appropriate memory access initiators | |
| JPH06103750A (ja) | 半導体記憶装置 | |
| CN109196585A (zh) | 用于控制字线及读出放大器的设备及方法 | |
| JP5599969B2 (ja) | マルチポートメモリ、および該マルチポートメモリを備えるコンピュータシステム | |
| US6256256B1 (en) | Dual port random access memories and systems using the same | |
| JP2025509091A (ja) | メモリバンク間の多重化を有するメモリ回路アーキテクチャ | |
| JP2025518666A (ja) | フライングビット線を利用して有効なビット線長を大きくし、より高い性能と高められたメモリ密度をサポートするメモリアレイ、および関連方法 | |
| US6256221B1 (en) | Arrays of two-transistor, one-capacitor dynamic random access memory cells with interdigitated bitlines | |
| JPH04252486A (ja) | 半導体記憶装置 | |
| US11194744B2 (en) | In-line memory module (IMM) computing node with an embedded processor(s) to support local processing of memory-based operations for lower latency and reduced power consumption | |
| US6222786B1 (en) | Dynamic random access memory with write-without-restore and systems and methods using the same | |
| US11733898B2 (en) | Memory array for storing odd and even data bits of data words in alternate sub-banks to reduce multi-bit error rate and related methods | |
| US11908537B2 (en) | Memory circuit architecture | |
| US20020054519A1 (en) | Semiconductor memory and controlling method thereof | |
| US11526448B2 (en) | Direct mapped caching scheme for a memory side cache that exhibits associativity in response to blocking from pinning | |
| US20260003794A1 (en) | Balanced Latency Stacked Cache | |
| US20240070073A1 (en) | Page cache and prefetch engine for external memory | |
| WO2024193437A1 (zh) | 缓存器及其控制方法、计算机系统 | |
| JPH1145564A (ja) | 半導体記憶装置 | |
| JP2010102764A (ja) | メモリモジュール、該メモリモジュールに用いられる制御方法、及び電子装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20250602 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20250605 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20260416 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20260416 |