JP2025512715A5 - - Google Patents

Info

Publication number
JP2025512715A5
JP2025512715A5 JP2024553454A JP2024553454A JP2025512715A5 JP 2025512715 A5 JP2025512715 A5 JP 2025512715A5 JP 2024553454 A JP2024553454 A JP 2024553454A JP 2024553454 A JP2024553454 A JP 2024553454A JP 2025512715 A5 JP2025512715 A5 JP 2025512715A5
Authority
JP
Japan
Prior art keywords
read
property
memory
memory management
management circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024553454A
Other languages
English (en)
Japanese (ja)
Other versions
JP2025512715A (ja
Filing date
Publication date
Priority claimed from GB2203646.1A external-priority patent/GB2616643B/en
Application filed filed Critical
Publication of JP2025512715A publication Critical patent/JP2025512715A/ja
Publication of JP2025512715A5 publication Critical patent/JP2025512715A5/ja
Pending legal-status Critical Current

Links

JP2024553454A 2022-03-16 2022-12-20 メモリアドレス空間のページに対するxとして読み取られるプロパティ Pending JP2025512715A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB2203646.1 2022-03-16
GB2203646.1A GB2616643B (en) 2022-03-16 2022-03-16 Read-as-X property for page of memory address space
PCT/GB2022/053304 WO2023175289A1 (en) 2022-03-16 2022-12-20 Read-as-x property for page of memory address space

Publications (2)

Publication Number Publication Date
JP2025512715A JP2025512715A (ja) 2025-04-22
JP2025512715A5 true JP2025512715A5 (https=) 2025-12-22

Family

ID=81254766

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024553454A Pending JP2025512715A (ja) 2022-03-16 2022-12-20 メモリアドレス空間のページに対するxとして読み取られるプロパティ

Country Status (9)

Country Link
US (1) US20250181515A1 (https=)
EP (1) EP4494012A1 (https=)
JP (1) JP2025512715A (https=)
KR (1) KR20240159950A (https=)
CN (1) CN118843857A (https=)
GB (1) GB2616643B (https=)
IL (1) IL314979A (https=)
TW (1) TW202403562A (https=)
WO (1) WO2023175289A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20250110902A1 (en) * 2023-09-29 2025-04-03 Ampere Computing Llc Processors employing default tags for writes to memory from devices not compliant with a memory tagging extension and related methods
US20250307190A1 (en) * 2024-03-28 2025-10-02 Advanced Micro Devices, Inc. On-chip collective operations
CN121255663B (zh) * 2025-12-03 2026-03-20 中国科学院软件研究所 污点标签处理方法、装置、设备及介质

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5870097A (en) * 1995-08-04 1999-02-09 Microsoft Corporation Method and system for improving shadowing in a graphics rendering system
US9489313B2 (en) * 2013-09-24 2016-11-08 Qualcomm Incorporated Conditional page fault control for page residency
US20160019168A1 (en) * 2014-07-18 2016-01-21 Qualcomm Incorporated On-Demand Shareability Conversion In A Heterogeneous Shared Virtual Memory
CN106503004B (zh) * 2015-09-07 2020-09-11 腾讯科技(深圳)有限公司 一种信息处理方法及装置、终端
GB2547242B (en) * 2016-02-11 2018-05-23 Advanced Risc Mach Ltd Graphics processing
US10268596B2 (en) * 2017-04-21 2019-04-23 Intel Corporation Memory access compression using clear code for tile pixels
US11139967B2 (en) * 2018-12-20 2021-10-05 Intel Corporation Restricting usage of encryption keys by untrusted software

Similar Documents

Publication Publication Date Title
JP2025512715A5 (https=)
KR20100126269A (ko) 인출 보호를 가진 동적 어드레스 변환
JP7096840B2 (ja) 能力メタデータを管理するための装置及び方法
KR102811298B1 (ko) 다중 가드 태그 설정 명령어
TW201941063A (zh) 記憶體存取中的守衛標籤檢查的控制
US20170003884A1 (en) Memory state indicator check operations
TWI787451B (zh) 用於資料處理的方法、設備、電腦程式、與儲存器媒體
US8667325B2 (en) Method, apparatus and system for providing memory sparing information
US7293207B2 (en) Method for testing memory in a computer system utilizing a CPU with either 32-bit or 36-bit memory addressing
CN112470134B (zh) 数据处理装置和数据处理方法
JP2025513583A5 (https=)
CN111742304B (zh) 当调试要在处理电路上执行的程序时访问元数据的方法
KR102944073B1 (ko) 액션 기동 장치 및 방법
US20250190329A1 (en) System and method for debugging in hardware
CN118535082A (zh) 用于管理存储系统的系统和方法
KR20240130601A (ko) 스토리지 시스템 관리를 위한 시스템 및 방법
JP2022551627A (ja) 自己適応型ウェアレベリングの方法及びアルゴリズム
KR20200116471A (ko) 데이터 처리장치의 어드레스 변환