JP2025504029A5 - - Google Patents

Info

Publication number
JP2025504029A5
JP2025504029A5 JP2024544935A JP2024544935A JP2025504029A5 JP 2025504029 A5 JP2025504029 A5 JP 2025504029A5 JP 2024544935 A JP2024544935 A JP 2024544935A JP 2024544935 A JP2024544935 A JP 2024544935A JP 2025504029 A5 JP2025504029 A5 JP 2025504029A5
Authority
JP
Japan
Prior art keywords
register
identifier
address
value
uuid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024544935A
Other languages
English (en)
Japanese (ja)
Other versions
JP2025504029A (ja
Filing date
Publication date
Priority claimed from US17/587,695 external-priority patent/US12124393B2/en
Application filed filed Critical
Publication of JP2025504029A publication Critical patent/JP2025504029A/ja
Publication of JP2025504029A5 publication Critical patent/JP2025504029A5/ja
Pending legal-status Critical Current

Links

JP2024544935A 2022-01-28 2023-01-27 集積回路間のアドレス改変を実施するための方法及び装置 Pending JP2025504029A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17/587,695 2022-01-28
US17/587,695 US12124393B2 (en) 2022-01-28 2022-01-28 Methods and apparatus to preform inter-integrated circuit address modification
PCT/US2023/011674 WO2023146998A1 (en) 2022-01-28 2023-01-27 Methods and apparatus to preform inter-integrated circuit address modification

Publications (2)

Publication Number Publication Date
JP2025504029A JP2025504029A (ja) 2025-02-06
JP2025504029A5 true JP2025504029A5 (https=) 2026-02-04

Family

ID=85380972

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024544935A Pending JP2025504029A (ja) 2022-01-28 2023-01-27 集積回路間のアドレス改変を実施するための方法及び装置

Country Status (5)

Country Link
US (2) US12124393B2 (https=)
EP (1) EP4469904A1 (https=)
JP (1) JP2025504029A (https=)
CN (1) CN118613790A (https=)
WO (1) WO2023146998A1 (https=)

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7653757B1 (en) * 2004-08-06 2010-01-26 Zilker Labs, Inc. Method for using a multi-master multi-slave bus for power management
US7533191B2 (en) * 2006-06-30 2009-05-12 Intel Corporation Methods and arrangements for devices to share a common address on a bus
US7702881B2 (en) * 2007-01-31 2010-04-20 Freescale Semiconductor, Inc. Method and system for data transfers across different address spaces
US8046527B2 (en) * 2007-02-22 2011-10-25 Mosaid Technologies Incorporated Apparatus and method for using a page buffer of a memory device as a temporary cache
US8255497B2 (en) * 2008-11-03 2012-08-28 Lincoln Global, Inc. Method of discovery and communication with industrial equipment
US8225021B2 (en) 2009-05-28 2012-07-17 Lexmark International, Inc. Dynamic address change for slave devices on a shared bus
US9021194B2 (en) * 2011-08-19 2015-04-28 Freescale Semiconductor, Inc. Memory management unit tag memory
EP2725499A1 (en) 2012-10-25 2014-04-30 Telefónica, S.A. Method for assigning dynamically an identifier to a slave device in I2C data bus
US9465761B2 (en) * 2013-07-19 2016-10-11 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Managing slave devices
US20170083468A1 (en) * 2015-09-21 2017-03-23 Qualcomm Incorporated Identifying multiple identical devices on a shared bus
US20190108149A1 (en) * 2017-10-10 2019-04-11 Qualcomm Incorporated I3c in-band interrupts directed to multiple execution environments
US11669784B2 (en) * 2019-12-11 2023-06-06 Google Llc Content provider recommendations to improve targetting and other settings

Similar Documents

Publication Publication Date Title
US7490194B2 (en) System and method for updating firmware in a non-volatile memory without using a processor
JP2003248797A (ja) メディア媒体用インタフェースカード
KR100319331B1 (ko) 버스제어장치및버스제어방법
CN112148206B (zh) 一种数据读写方法、装置、电子设备及介质
JP4317166B2 (ja) データを転送するインタフェースを有する光記憶システム
JP2009533763A (ja) 大蓄積容量を備えるマルチメディアカード
JP2025504029A5 (https=)
CN114546431A (zh) 网络设备的mac地址烧录方法、设备和计算机可读存储介质
WO2019000456A1 (zh) 传输数据掩码的方法、内存控制器、内存芯片和计算机系统
CN116501268B (zh) 应用于ddr phy的数据读取方法
JP2017215732A (ja) メモリおよび情報処理装置
JP4431768B2 (ja) 携帯型電子装置、読み出し方法及び書き込み方法
CN107203478B (zh) 一种数据存储的方法及装置
WO2021259228A1 (zh) 模块间通信方法及系统
CN106302261B (zh) 一种控制命令转发的方法和装置
TW594478B (en) Device to extend an address space by inserting a waiting state and operation method for the device
JP7491888B2 (ja) 処理装置、処理方法および処理プログラム
KR100743252B1 (ko) 코드 데이터 에러 정정 방법 및 장치
CN115237974A (zh) 一种系统数据序列号生成方法及系统
CN101017466A (zh) 具有用于改进cpu性能的总线构架的系统及其方法
US7779330B1 (en) Method and apparatus for computing checksum of packets
JP3610982B2 (ja) データ転送制御装置及び電子機器
JPS6294042A (ja) 通信制御装置
JPH0623967B2 (ja) デバイス切断方法
JP3939078B2 (ja) データ書き込み制御回路