JP2024525798A - 述語技術 - Google Patents

述語技術 Download PDF

Info

Publication number
JP2024525798A
JP2024525798A JP2024502040A JP2024502040A JP2024525798A JP 2024525798 A JP2024525798 A JP 2024525798A JP 2024502040 A JP2024502040 A JP 2024502040A JP 2024502040 A JP2024502040 A JP 2024502040A JP 2024525798 A JP2024525798 A JP 2024525798A
Authority
JP
Japan
Prior art keywords
predicate
data value
vector
source
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024502040A
Other languages
English (en)
Japanese (ja)
Other versions
JP2024525798A5 (cg-RX-API-DMAC7.html
Inventor
ヴィセンテ、アレハンドロ マルティネス
ジョン スティーブンス、ナイジェル
ミラノヴィッチ、イェレナ
Original Assignee
アーム・リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by アーム・リミテッド filed Critical アーム・リミテッド
Publication of JP2024525798A publication Critical patent/JP2024525798A/ja
Publication of JP2024525798A5 publication Critical patent/JP2024525798A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Executing Machine-Instructions (AREA)
  • Devices For Executing Special Programs (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
JP2024502040A 2021-07-21 2022-06-22 述語技術 Pending JP2024525798A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB2110500.2A GB2612010B (en) 2021-07-21 2021-07-21 Predication techniques
GB2110500.2 2021-07-21
PCT/GB2022/051586 WO2023002147A1 (en) 2021-07-21 2022-06-22 Predication techniques

Publications (2)

Publication Number Publication Date
JP2024525798A true JP2024525798A (ja) 2024-07-12
JP2024525798A5 JP2024525798A5 (cg-RX-API-DMAC7.html) 2025-06-23

Family

ID=77443517

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024502040A Pending JP2024525798A (ja) 2021-07-21 2022-06-22 述語技術

Country Status (8)

Country Link
US (1) US12705053B2 (cg-RX-API-DMAC7.html)
EP (1) EP4374250B1 (cg-RX-API-DMAC7.html)
JP (1) JP2024525798A (cg-RX-API-DMAC7.html)
KR (1) KR20240027144A (cg-RX-API-DMAC7.html)
CN (1) CN117795477A (cg-RX-API-DMAC7.html)
GB (1) GB2612010B (cg-RX-API-DMAC7.html)
IL (1) IL310119A (cg-RX-API-DMAC7.html)
WO (1) WO2023002147A1 (cg-RX-API-DMAC7.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20260119182A1 (en) * 2024-10-29 2026-04-30 Microsoft Technology Licensing, Llc System and Method for Single Instruction, Multiple Data (SIMD) Enhancements of ARM64 Processors

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7428631B2 (en) * 2003-07-31 2008-09-23 Intel Corporation Apparatus and method using different size rename registers for partial-bit and bulk-bit writes
US20080016320A1 (en) * 2006-06-27 2008-01-17 Amitabh Menon Vector Predicates for Sub-Word Parallel Operations
US7676647B2 (en) * 2006-08-18 2010-03-09 Qualcomm Incorporated System and method of processing data using scalar/vector instructions
US9703558B2 (en) 2011-12-23 2017-07-11 Intel Corporation Systems, apparatuses, and methods for setting an output mask in a destination writemask register from a source write mask register using an input writemask and immediate
CN104040489B (zh) 2011-12-23 2016-11-23 英特尔公司 多寄存器收集指令
CN104137059B (zh) 2011-12-23 2018-10-09 英特尔公司 多寄存器分散指令
US9606803B2 (en) * 2013-07-15 2017-03-28 Texas Instruments Incorporated Highly integrated scalable, flexible DSP megamodule architecture
US20150089189A1 (en) * 2013-09-24 2015-03-26 Apple Inc. Predicate Vector Pack and Unpack Instructions
US9400651B2 (en) * 2013-09-24 2016-07-26 Apple Inc. Early issue of null-predicated operations
GB2548908B (en) * 2016-04-01 2019-01-30 Advanced Risc Mach Ltd Complex multiply instruction

Also Published As

Publication number Publication date
EP4374250C0 (en) 2026-03-25
GB2612010A (en) 2023-04-26
EP4374250B1 (en) 2026-03-25
US20240329996A1 (en) 2024-10-03
IL310119A (en) 2024-03-01
CN117795477A (zh) 2024-03-29
TW202307653A (zh) 2023-02-16
KR20240027144A (ko) 2024-02-29
GB2612010B (en) 2023-11-08
GB202110500D0 (en) 2021-09-01
WO2023002147A1 (en) 2023-01-26
US12705053B2 (en) 2026-08-11
EP4374250A1 (en) 2024-05-29

Similar Documents

Publication Publication Date Title
KR101581177B1 (ko) 단일 명령 다중 데이터（ｓｉｍｄ）데이터 처리기에서 확장된 어드레싱 모드들의 제공
CN101482810B (zh) 从不同存储器位置加载矢量数据并将其存储到所述位置的方法和装置
US7594094B2 (en) Move data facility with optional specifications
JP7557000B2 (ja) ベクトル要素内のビット値のテスト
TW201911034A (zh) 資料處理設備中的資料項中的計數元件
EP4276608A2 (en) Apparatuses, methods, and systems for 8-bit floating-point matrix dot product instructions
US11061675B2 (en) Vector cross-compare count and sequence instructions
CN108292228B (zh) 用于基于通道的步进收集的系统、设备和方法
JP3990423B2 (ja) データアクセスプログラム命令のコード化
JP4653236B2 (ja) ユーザ選択可能なストレージ・アクセス・キーを用いてデータを移動する方法及びシステム
US12277420B2 (en) Masked-vector-comparison instruction
US20240329996A1 (en) Predication techniques
JP7335952B2 (ja) ベクトル述語要約の生成
CN110914801B (zh) 在数据处理设备中的向量交叉
JP2018521422A (ja) ベクトル長クエリ命令
JP2024525798A5 (cg-RX-API-DMAC7.html)
US12504973B2 (en) Technique for handling data elements stored in an array storage
US20250362909A1 (en) Technique for performing outer product operations
GB2617829A (en) Technique for handling data elements stored in an array storage

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20240206

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20240207

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250613

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20250613

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20260318

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20260403

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20260609