JP2024151535A - メモリシステム - Google Patents

メモリシステム Download PDF

Info

Publication number
JP2024151535A
JP2024151535A JP2023064961A JP2023064961A JP2024151535A JP 2024151535 A JP2024151535 A JP 2024151535A JP 2023064961 A JP2023064961 A JP 2023064961A JP 2023064961 A JP2023064961 A JP 2023064961A JP 2024151535 A JP2024151535 A JP 2024151535A
Authority
JP
Japan
Prior art keywords
memory
data
write
read
memory chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2023064961A
Other languages
English (en)
Japanese (ja)
Other versions
JP2024151535A5 (https=
Inventor
和浩 檜田
Kazuhiro Hida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kioxia Corp
Original Assignee
Kioxia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kioxia Corp filed Critical Kioxia Corp
Priority to JP2023064961A priority Critical patent/JP2024151535A/ja
Priority to US18/631,430 priority patent/US20240345734A1/en
Publication of JP2024151535A publication Critical patent/JP2024151535A/ja
Publication of JP2024151535A5 publication Critical patent/JP2024151535A5/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0668Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0673Single storage device
    • G06F3/0679Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0602Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061Improving I/O performance
    • G06F3/0611Improving I/O performance in relation to response time
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656Data buffering arrangements
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659Command handling arrangements, e.g. command buffers, queues, command scheduling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • Memory System (AREA)
JP2023064961A 2023-04-12 2023-04-12 メモリシステム Pending JP2024151535A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2023064961A JP2024151535A (ja) 2023-04-12 2023-04-12 メモリシステム
US18/631,430 US20240345734A1 (en) 2023-04-12 2024-04-10 Memory system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2023064961A JP2024151535A (ja) 2023-04-12 2023-04-12 メモリシステム

Publications (2)

Publication Number Publication Date
JP2024151535A true JP2024151535A (ja) 2024-10-25
JP2024151535A5 JP2024151535A5 (https=) 2026-03-13

Family

ID=93016445

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023064961A Pending JP2024151535A (ja) 2023-04-12 2023-04-12 メモリシステム

Country Status (2)

Country Link
US (1) US20240345734A1 (https=)
JP (1) JP2024151535A (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12530130B2 (en) * 2023-12-20 2026-01-20 Sk Hynix Nand Product Solutions Corp. Preemptive write suspension in memory systems
US20260023481A1 (en) * 2024-07-16 2026-01-22 SanDisk Technologies, Inc. Logical block address level data protection scheme

Also Published As

Publication number Publication date
US20240345734A1 (en) 2024-10-17

Similar Documents

Publication Publication Date Title
US8589639B2 (en) Memory management unit and memory management method for controlling a nonvolatile memory and a volatile memory
US10956060B2 (en) Memory system dynamically allocating memory spaces and method of operating the same
KR102317786B1 (ko) 스토리지 디바이스에서의 입출력 처리 방법 및 이를 적용하는 스토리지 디바이스 및 비휘발성 메모리 디바이스
US11551760B2 (en) Semiconductor memory device
US20100042777A1 (en) Semiconductor device including memory cell having charge accumulation layer and control gate and data write method for the same
JP6652472B2 (ja) メモリシステムおよび制御方法
CN111091859A (zh) 存储器装置及其操作方法
US10410738B2 (en) Memory system and control method
US20240345734A1 (en) Memory system
US11715535B2 (en) Semiconductor storage device
US12354679B2 (en) Memory system for performing an erase voltage application operation and an erase verify operation for a nonvolatile memory
JP2024043939A (ja) メモリシステム
US20240220110A1 (en) Multi-tier health status in a memory device
US20240395344A1 (en) Mitigation of charge-loss in suspended program state in a memory device
KR102872938B1 (ko) 반도체 메모리 장치, 컨트롤러 및 이들을 포함하는 메모리 시스템
US12578873B2 (en) Memory system and method
US20230090008A1 (en) Memory system
CN111459855A (zh) 存储器系统
US20130173852A1 (en) Memory system
JP2023039459A (ja) メモリシステムおよび方法
US9570181B2 (en) Memory system
US11137917B2 (en) Memory controller, memory system having the memory controller, and operating method of the memory controller
US12299290B2 (en) Headroom management during parallel plane access in a multi-plane memory device
US11922038B2 (en) Memory system
US11966327B2 (en) Memory system

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20260305

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20260305