JP2024044051A - メモリシステム - Google Patents

メモリシステム Download PDF

Info

Publication number
JP2024044051A
JP2024044051A JP2022149365A JP2022149365A JP2024044051A JP 2024044051 A JP2024044051 A JP 2024044051A JP 2022149365 A JP2022149365 A JP 2022149365A JP 2022149365 A JP2022149365 A JP 2022149365A JP 2024044051 A JP2024044051 A JP 2024044051A
Authority
JP
Japan
Prior art keywords
memory
data transfer
target
plane
planes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2022149365A
Other languages
English (en)
Japanese (ja)
Other versions
JP2024044051A5 (enExample
Inventor
温夫 庄野
Atsuo Shono
清隆 岩崎
Kiyotaka Iwasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kioxia Corp
Original Assignee
Kioxia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kioxia Corp filed Critical Kioxia Corp
Priority to JP2022149365A priority Critical patent/JP2024044051A/ja
Priority to US18/337,137 priority patent/US12327044B2/en
Priority to CN202311057950.3A priority patent/CN117746936A/zh
Priority to TW112131731A priority patent/TWI897014B/zh
Publication of JP2024044051A publication Critical patent/JP2024044051A/ja
Publication of JP2024044051A5 publication Critical patent/JP2024044051A5/ja
Priority to US19/181,699 priority patent/US20250244915A1/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0658—Controller construction arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0611—Improving I/O performance in relation to response time
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0604—Improving or facilitating administration, e.g. storage management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Read Only Memory (AREA)
  • Memory System (AREA)
JP2022149365A 2022-09-20 2022-09-20 メモリシステム Pending JP2024044051A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2022149365A JP2024044051A (ja) 2022-09-20 2022-09-20 メモリシステム
US18/337,137 US12327044B2 (en) 2022-09-20 2023-06-19 Memory system
CN202311057950.3A CN117746936A (zh) 2022-09-20 2023-08-22 存储器系统
TW112131731A TWI897014B (zh) 2022-09-20 2023-08-23 記憶體系統
US19/181,699 US20250244915A1 (en) 2022-09-20 2025-04-17 Memory system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2022149365A JP2024044051A (ja) 2022-09-20 2022-09-20 メモリシステム

Publications (2)

Publication Number Publication Date
JP2024044051A true JP2024044051A (ja) 2024-04-02
JP2024044051A5 JP2024044051A5 (enExample) 2025-04-15

Family

ID=90245072

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022149365A Pending JP2024044051A (ja) 2022-09-20 2022-09-20 メモリシステム

Country Status (4)

Country Link
US (2) US12327044B2 (enExample)
JP (1) JP2024044051A (enExample)
CN (1) CN117746936A (enExample)
TW (1) TWI897014B (enExample)

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9508437B2 (en) 2014-01-30 2016-11-29 Sandisk Technologies Llc Pattern breaking in multi-die write management
US20190214087A1 (en) 2018-01-09 2019-07-11 Western Digital Technologies, Inc. Non-volatile storage system with decoupling of write transfers from write operations
KR102537373B1 (ko) * 2018-09-10 2023-05-30 에스케이하이닉스 주식회사 메모리 시스템에서의 데이터 전달 방법 및 장치
TWI780653B (zh) * 2019-11-08 2022-10-11 大陸商合肥沛睿微電子股份有限公司 識別快閃記憶體類型的方法及其裝置
TWI740268B (zh) * 2019-11-08 2021-09-21 大陸商合肥沛睿微電子股份有限公司 自我調整識別快閃記憶體類型方法及裝置
US11354041B2 (en) * 2020-06-12 2022-06-07 Western Digital Technologies, Inc. Read latency reduction through command and polling overhead avoidance
US11681467B2 (en) * 2020-07-09 2023-06-20 Micron Technology, Inc. Checking status of multiple memory dies in a memory sub-system
US11693798B2 (en) * 2020-07-10 2023-07-04 Samsung Electronics Co., Ltd. Layered ready status reporting structure
JP7500365B2 (ja) 2020-09-14 2024-06-17 キオクシア株式会社 メモリシステム
US11687237B2 (en) * 2021-08-04 2023-06-27 Micron Technology, Inc. Memory device status push within memory sub-system
US12050773B2 (en) * 2021-08-12 2024-07-30 Micron Technology, Inc. Completion flag for memory operations

Also Published As

Publication number Publication date
CN117746936A (zh) 2024-03-22
US12327044B2 (en) 2025-06-10
US20240094947A1 (en) 2024-03-21
TWI897014B (zh) 2025-09-11
US20250244915A1 (en) 2025-07-31
TW202414187A (zh) 2024-04-01

Similar Documents

Publication Publication Date Title
US11573742B2 (en) Dynamic data placement for collision avoidance among concurrent write streams
US11630766B2 (en) Memory system and operating method thereof
US20240377991A1 (en) Multi-Pass Data Programming in a Memory Sub-System having Multiple Dies and Planes
US11386960B2 (en) Semiconductor memory device
US11726690B2 (en) Independent parallel plane access in a multi-plane memory device
US11573703B2 (en) Capacity expansion for memory sub-system controllers having at least I/O expander circuit to limit impedance loads
CN112445731B (zh) 存储系统
US11954364B2 (en) Memory system and method of writing data to storage areas constituting group
CN117836751A (zh) 使用存储器装置中的存储器存取命令队列提高存储器性能
US20250077086A1 (en) Accessing memory devices via switchable channels
US20210255796A1 (en) Memory system and method of controlling nonvolatile memory
US12399646B2 (en) Configurable buffered I/O for memory systems
US12327044B2 (en) Memory system
US20230063407A1 (en) Management unit based media management operations in memory devices
US10515031B2 (en) Memory device and data processing device
US11372592B1 (en) Memory controller having a plurality of control modules and associated server for coding and decoding raw data from flash memory chips
US20250208992A1 (en) Wordline group-based identification of good memory blocks during a programming operation
US20250069683A1 (en) Flexible address swap column redundancy
TW202548525A (zh) 記憶體系統
JP2024128715A (ja) メモリシステム

Legal Events

Date Code Title Description
RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20230106

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250407

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20250407