JP2021018595A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2021018595A5 JP2021018595A5 JP2019133752A JP2019133752A JP2021018595A5 JP 2021018595 A5 JP2021018595 A5 JP 2021018595A5 JP 2019133752 A JP2019133752 A JP 2019133752A JP 2019133752 A JP2019133752 A JP 2019133752A JP 2021018595 A5 JP2021018595 A5 JP 2021018595A5
- Authority
- JP
- Japan
- Prior art keywords
- area
- information processing
- semiconductor memory
- trim command
- processing apparatus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010365 information processing Effects 0.000 claims description 32
- 239000004065 semiconductor Substances 0.000 claims description 25
- 238000000034 method Methods 0.000 claims description 14
- 230000008685 targeting Effects 0.000 claims description 13
- 230000004913 activation Effects 0.000 claims 2
Description
本発明に係る情報処理装置は、複数の領域を有する不揮発性半導体メモリと、ユーザ操作を受け付けることができるユーザインタフェースと、一連の命令を格納するメモリデバイスと、前記複数の領域のうちの一の領域に対する消去処理を前記不揮発性半導体メモリに実行させるためのトリムコマンドを出力する制御部と、を有し、前記制御部は、前記一の領域のマウント設定を取得し、取得したマウント設定に応じて、前記一の領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力するか否かを判断する。 An information processing apparatus according to the present invention includes a nonvolatile semiconductor memory having a plurality of areas, a user interface capable of accepting user operations, a memory device storing a series of instructions, and one of the plurality of areas. a control unit for outputting a trim command for causing the nonvolatile semiconductor memory to execute an erasing process for one area , wherein the control unit acquires mount settings for the one area and acquires the mount settings. , it is determined whether or not to output a trim command targeting the one area to the nonvolatile semiconductor memory.
Claims (18)
ユーザ操作を受け付けることができるユーザインタフェースと、
一連の命令を格納するメモリデバイスと、
前記複数の領域のうちの一の領域に対する消去処理を前記不揮発性半導体メモリに実行させるためのトリムコマンドを出力する制御部と、
を有し、
前記制御部は、
前記一の領域のマウント設定を取得し、
取得したマウント設定に応じて、前記一の領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力するか否かを判断する、
情報処理装置。 a nonvolatile semiconductor memory having a plurality of regions;
a user interface capable of accepting user operations;
a memory device storing a sequence of instructions;
a control unit that outputs a trim command for causing the nonvolatile semiconductor memory to perform an erasing process on one of the plurality of areas ;
has
The control unit
Get the mount settings of the one area,
determining whether or not to output a trim command targeting the one area to the nonvolatile semiconductor memory according to the acquired mount setting ;
Information processing equipment.
前記一の領域のマウント設定を取得し、
取得したマウント設定に応じて、前記一の領域を対象とするトリムコマンドを出力するか否かを判断する、
請求項1記載の情報処理装置。 By executing the instructions stored in the memory device in a state in which the control unit does not accept user operations on the user interface,
Get the mount settings of the one area,
Determining whether to output a trim command targeting the one area according to the obtained mount setting ;
The information processing apparatus according to claim 1.
請求項2記載の情報処理装置。 The state in which no user operation is accepted on the user interface is realized when the user interface accepts a user operation for executing shutdown processing for shutting down the information processing device .
3. The information processing apparatus according to claim 2.
取得した前記一の領域のマウント設定が書込可能であるか否かを判断し、
取得した前記一の領域のマウント設定が書込可能であると判断した場合に、前記一の領域を対象とするトリムコマンドを出力する、
請求項1から3のいずれか一項記載の情報処理装置。 By executing instructions stored in the memory device, the control unit
determining whether the mount setting of the obtained one area is writable;
outputting a trim command targeting the one area when it is determined that the acquired mount setting of the one area is writable;
The information processing apparatus according to any one of claims 1 to 3 .
請求項2記載の情報処理装置。3. The information processing apparatus according to claim 2.
前記情報処理装置についての再起動や前記不揮発性半導体メモリへのアップデート処理に使用するプログラムの実行に応じて、前記不揮発性半導体メモリにトリムコマンドを出力するか否かを判断する、
請求項1または2記載の情報処理装置。 By executing instructions stored in the memory device, the control unit
determining whether or not to output a trim command to the nonvolatile semiconductor memory in accordance with the execution of a program used for restarting the information processing device or updating the nonvolatile semiconductor memory;
3. The information processing apparatus according to claim 1 or 2 .
前記制御部は、前記メモリデバイスに格納された命令を実行することによって、
前記情報処理装置を通常起動の状態からアップデートのための起動状態へ再起動し、
アップデートのための再起動状態において、前記第一領域のプログラムをアップデートし、
前記第一領域に対する消去処理を前記不揮発性半導体メモリに実行させるためのトリムコマンドを出力する、
請求項6記載の情報処理装置。 The nonvolatile semiconductor memory has a first area for recording a program that is executed when the information processing apparatus is normally started, and a second area for recording only a program that is executed when updating the first area . having a region and
By executing instructions stored in the memory device, the control unit
rebooting the information processing device from a normal activation state to an update activation state;
updating the program in the first area in the restart state for updating;
outputting a trim command for causing the nonvolatile semiconductor memory to execute an erasing process on the first area ;
7. The information processing apparatus according to claim 6.
前記情報処理装置をアップデートのための起動状態から通常起動の状態へ再起動し
再起動後の通常起動の状態において前記第二領域のプログラムをアップデートする、
請求項7記載の情報処理装置。 By executing instructions stored in the memory device, the control unit
Rebooting the information processing device from the boot state for update to the normal boot state
updating the program in the second area in the state of normal startup after restart ;
The information processing apparatus according to claim 7.
前記情報処理装置のアップデート処理での再起動を開始した後にトリムコマンドを生成するために、前記複数の領域のうちの前記一の領域を書込可能な領域としてマウントし、
アップデートデータを前記一の領域にコピーして差し替え、
前記一の領域に対する消去処理を実行させるためのトリムコマンドを出力し、
前記一の領域のアップデートデータによる再起動処理を実行する、
請求項7または8記載の情報処理装置。 By executing instructions stored in the memory device, the control unit
mounting the one area of the plurality of areas as a writable area in order to generate a trim command after restarting the information processing apparatus in update processing;
copy the update data to the first area and replace it,
outputting a trim command for executing an erasing process for the one area;
executing a restart process based on the update data of the one area;
9. The information processing apparatus according to claim 7 or 8 .
前記情報処理装置のアップデート処理での再起動を開始した後にトリムコマンドを生成するために、前記複数の領域のうち前記一の領域とは異なる他の領域を書込可能な領域としてマウントし、
前記他の領域に対するトリムコマンドを生成する、
請求項9記載の情報処理装置。 By executing instructions stored in the memory device, the control unit
mounting another area different from the one area among the plurality of areas as a writable area in order to generate a trim command after restarting the information processing apparatus in the update process;
generating trim commands for the other regions ;
The information processing device according to claim 9 .
請求項1から10のいずれか一項記載の情報処理装置。 The information processing device is an image forming device that executes a print job, a scan job, or a copy job,
The information processing apparatus according to any one of claims 1 to 10.
前記一の領域のマウント設定が書込可能でない場合、前記一の領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力せず、not outputting a trim command targeting the one area to the nonvolatile semiconductor memory when the mount setting of the one area is not writable;
前記一の領域のマウント設定が書込可能である場合、前記一の領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力する、outputting a trim command targeting the one area to the nonvolatile semiconductor memory when the mount setting of the one area is writable;
請求項1記載の情報処理装置。The information processing apparatus according to claim 1.
前記一の領域のマウント設定を取得し、Get the mount settings of the one area,
取得した前記一の領域のマウント設定に応じて、前記一の領域を対象とするトリムコマンドを出力するか否かを判断する、Determining whether to output a trim command targeting the one area according to the acquired mount setting of the one area;
請求項1記載の情報処理装置。The information processing apparatus according to claim 1.
前記制御部は、前記情報処理装置が通常起動での始動状態にある場合、When the information processing device is in a startup state in normal startup, the control unit
前記第一領域と前記第二領域のマウント設定を取得し、Acquiring the mount settings of the first area and the second area,
マウント設定が書込可能でない前記第一領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力せず、not outputting to the non-volatile semiconductor memory a trim command targeting the first area whose mount setting is not writable;
マウント設定が書込可能である前記第二領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力する、outputting to the non-volatile semiconductor memory a trim command targeting the second area in which mount settings are writable;
請求項1記載の情報処理装置。The information processing apparatus according to claim 1.
前記第一領域と前記第二領域のマウント設定を取得し、Acquiring the mount settings of the first area and the second area,
マウント設定が書込可能でない前記第二領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力せず、not outputting to the non-volatile semiconductor memory a trim command targeting the second area whose mount setting is not writable;
マウント設定が書込可能である前記第一領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力する、outputting a trim command targeting the first area in which mount settings are writable to the nonvolatile semiconductor memory;
請求項14記載の情報処理装置。15. The information processing apparatus according to claim 14.
請求項14記載の情報処理装置。15. The information processing apparatus according to claim 14.
前記複数の領域のうちの一の領域に対する消去処理を前記不揮発性半導体メモリに実行させるためのトリムコマンドを前記不揮発性半導体メモリに出力する出力工程を有し、
前記出力工程は、
前記一の領域のマウント設定を取得する取得工程と、
取得したマウント設定に応じて、前記一の領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力するか否かを判断する判断工程と、
を有する、情報処理装置の制御方法。 A control method for an information processing device that executes processing using a nonvolatile semiconductor memory having a plurality of areas ,
an output step of outputting a trim command to the non-volatile semiconductor memory for causing the non-volatile semiconductor memory to perform an erasing process on one of the plurality of regions;
The output step includes
an acquisition step of acquiring mount settings for the one area ;
a determination step of determining whether or not to output a trim command targeting the one area to the nonvolatile semiconductor memory according to the obtained mount setting ;
A control method for an information processing device, comprising:
前記情報処理装置の制御方法は、
前記複数の領域のうちの一の領域に対する消去処理を前記不揮発性半導体メモリに実行させるためのトリムコマンドを前記不揮発性半導体メモリに出力する出力工程を有し、
前記出力工程は、
前記一の領域のマウント設定を取得する取得工程と、
取得したマウント設定に応じて、前記一の領域を対象とするトリムコマンドを前記不揮発性半導体メモリに出力するか否かを判断する判断工程と、
を有する、プログラム。 A program for causing a computer to execute a control method for an information processing device that executes processing using a nonvolatile semiconductor memory having a plurality of areas ,
The method for controlling the information processing device includes:
an output step of outputting a trim command to the non-volatile semiconductor memory for causing the non-volatile semiconductor memory to perform an erasing process on one of the plurality of regions;
The output step includes
an acquisition step of acquiring mount settings for the one area ;
a determination step of determining whether or not to output a trim command targeting the one area to the nonvolatile semiconductor memory according to the obtained mount setting ;
A program that has
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019133752A JP7401215B2 (en) | 2019-07-19 | 2019-07-19 | Information processing device, its control method and program |
US16/924,271 US11599303B2 (en) | 2019-07-19 | 2020-07-09 | Information processing apparatus using nonvolatile semiconductor memory device and control method therefor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019133752A JP7401215B2 (en) | 2019-07-19 | 2019-07-19 | Information processing device, its control method and program |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2021018595A JP2021018595A (en) | 2021-02-15 |
JP2021018595A5 true JP2021018595A5 (en) | 2022-07-26 |
JP7401215B2 JP7401215B2 (en) | 2023-12-19 |
Family
ID=74343774
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019133752A Active JP7401215B2 (en) | 2019-07-19 | 2019-07-19 | Information processing device, its control method and program |
Country Status (2)
Country | Link |
---|---|
US (1) | US11599303B2 (en) |
JP (1) | JP7401215B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2021100182A (en) * | 2019-12-20 | 2021-07-01 | キヤノン株式会社 | Image forming apparatus and method for controlling image forming apparatus |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004287541A (en) * | 2003-03-19 | 2004-10-14 | Matsushita Electric Ind Co Ltd | Nonvolatile memory access control system |
US7814480B2 (en) * | 2005-09-05 | 2010-10-12 | Seiko Epson Corporation | Control software updating technique for a network apparatus |
JP4577162B2 (en) * | 2005-09-05 | 2010-11-10 | セイコーエプソン株式会社 | Updating printer system control software |
JP5082965B2 (en) * | 2008-03-21 | 2012-11-28 | セイコーエプソン株式会社 | Printing apparatus and information management system |
JP2013097515A (en) * | 2011-10-31 | 2013-05-20 | Canon Inc | Information processing device, control method therefor, and control program |
US9785564B2 (en) * | 2013-08-20 | 2017-10-10 | Seagate Technology Llc | Hybrid memory with associative cache |
JP6289128B2 (en) | 2014-01-30 | 2018-03-07 | キヤノン株式会社 | Information processing apparatus, control method therefor, and program |
JP2018014050A (en) * | 2016-07-22 | 2018-01-25 | 東芝メモリ株式会社 | Memory system |
US10783240B2 (en) * | 2017-09-29 | 2020-09-22 | Stmicroelectronics, Inc. | Secure environment in a non-secure microcontroller |
-
2019
- 2019-07-19 JP JP2019133752A patent/JP7401215B2/en active Active
-
2020
- 2020-07-09 US US16/924,271 patent/US11599303B2/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3838840B2 (en) | Computer | |
TWI710952B (en) | Firmware update method and computer system | |
JPWO2012117556A1 (en) | Information processing apparatus and information processing apparatus control method | |
JP2017027244A (en) | Information processor, initialization method of non-volatile storage device by the information processor and program | |
JP2019152902A5 (en) | ||
JP2013218510A (en) | Information processing apparatus, program update method for information processing apparatus, and program | |
JP2021018595A5 (en) | ||
JP2011095952A (en) | Method for updating firmware and electronic equipment | |
JP2013218510A5 (en) | Information processing apparatus, firmware update method for information processing apparatus, and program | |
JP2010015316A (en) | Numerical control apparatus | |
JP7053979B2 (en) | Information processing equipment, information processing methods, and programs | |
JP6457756B2 (en) | Information processing apparatus, control method thereof, and program | |
US7783824B2 (en) | Data processing device having flash ROM, and a flash ROM data erasing method | |
JP2023022273A5 (en) | ||
US20210019090A1 (en) | Information processing apparatus using nonvolatile semiconductor memory device and control method therefor | |
JP6349827B2 (en) | Information processing apparatus, initialization method, and program | |
JP2002175193A (en) | Device and method for rewriting program | |
JP2006277280A (en) | Computer system, its date time change method and date change method | |
JP7192303B2 (en) | Information processing device and program | |
JP2003216449A (en) | Patch processing system | |
KR20090021695A (en) | System for roll back of flash memory and method there of | |
JP2020049744A5 (en) | Information processing device, control method of information processing device | |
JP2008307837A (en) | Image forming system and its control method | |
JP2016157245A (en) | Information processing apparatus, system setting method, and computer program | |
US20040210683A1 (en) | Embedding driver patches |