JP2019521408A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2019521408A5 JP2019521408A5 JP2018555743A JP2018555743A JP2019521408A5 JP 2019521408 A5 JP2019521408 A5 JP 2019521408A5 JP 2018555743 A JP2018555743 A JP 2018555743A JP 2018555743 A JP2018555743 A JP 2018555743A JP 2019521408 A5 JP2019521408 A5 JP 2019521408A5
- Authority
- JP
- Japan
- Prior art keywords
- cache
- request
- thread
- access
- sampling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/180,806 US10073785B2 (en) | 2016-06-13 | 2016-06-13 | Up/down prefetcher |
| US15/180,806 | 2016-06-13 | ||
| PCT/US2016/051850 WO2017218025A1 (en) | 2016-06-13 | 2016-09-15 | Up/down prefetcher |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2019521408A JP2019521408A (ja) | 2019-07-25 |
| JP2019521408A5 true JP2019521408A5 (enExample) | 2019-10-24 |
| JP6701380B2 JP6701380B2 (ja) | 2020-05-27 |
Family
ID=60572679
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018555743A Active JP6701380B2 (ja) | 2016-06-13 | 2016-09-15 | アップ/ダウンプリフェッチャ |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10073785B2 (enExample) |
| JP (1) | JP6701380B2 (enExample) |
| KR (1) | KR102464788B1 (enExample) |
| CN (1) | CN109196487B (enExample) |
| WO (1) | WO2017218025A1 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6627629B2 (ja) * | 2016-04-14 | 2020-01-08 | 富士通株式会社 | 演算処理装置、および演算処理装置の制御方法 |
| WO2019127487A1 (zh) | 2017-12-29 | 2019-07-04 | 华为技术有限公司 | 一种数据预取方法、装置和存储设备 |
| US10963249B2 (en) * | 2018-11-02 | 2021-03-30 | International Business Machines Corporation | Processor prefetcher mode governor for switching between prefetch modes |
| US20210182214A1 (en) * | 2019-12-17 | 2021-06-17 | Advanced Micro Devices, Inc. | Prefetch level demotion |
| CN114625672A (zh) * | 2020-12-11 | 2022-06-14 | 超威半导体(上海)有限公司 | 用于快速数据访问的统一高速缓存系统 |
| KR102874947B1 (ko) * | 2025-05-23 | 2025-10-23 | 주식회사 블루타일랩 | 영상 처리 초기 지연 방지를 위한 지능형 웜업 시스템 및 방법 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6484239B1 (en) | 1997-12-29 | 2002-11-19 | Intel Corporation | Prefetch queue |
| US6275918B1 (en) | 1999-03-16 | 2001-08-14 | International Business Machines Corporation | Obtaining load target operand pre-fetch address from history table information upon incremented number of access indicator threshold |
| US6643743B1 (en) * | 2000-03-31 | 2003-11-04 | Intel Corporation | Stream-down prefetching cache |
| US6907520B2 (en) | 2001-01-11 | 2005-06-14 | Sun Microsystems, Inc. | Threshold-based load address prediction and new thread identification in a multithreaded microprocessor |
| US7238218B2 (en) * | 2004-04-06 | 2007-07-03 | International Business Machines Corporation | Memory prefetch method and system |
| US20070239940A1 (en) * | 2006-03-31 | 2007-10-11 | Doshi Kshitij A | Adaptive prefetching |
| JP2008102745A (ja) * | 2006-10-19 | 2008-05-01 | Toshiba Corp | 命令キャッシュメモリのプリフェッチ機構 |
| US8914617B2 (en) * | 2009-12-26 | 2014-12-16 | Intel Corporation | Tracking mechanism coupled to retirement in reorder buffer for indicating sharing logical registers of physical register in record indexed by logical register |
| US8762649B2 (en) | 2010-03-29 | 2014-06-24 | Via Technologies, Inc. | Bounding box prefetcher |
| US8291172B2 (en) * | 2010-04-27 | 2012-10-16 | Via Technologies, Inc. | Multi-modal data prefetcher |
| US8583894B2 (en) | 2010-09-09 | 2013-11-12 | Advanced Micro Devices | Hybrid prefetch method and apparatus |
| US8909866B2 (en) * | 2012-11-06 | 2014-12-09 | Advanced Micro Devices, Inc. | Prefetching to a cache based on buffer fullness |
| CN103226521B (zh) * | 2013-04-18 | 2016-03-02 | 浙江大学 | 多模式数据预取装置及其管理方法 |
| GB2515076B (en) | 2013-06-13 | 2020-07-15 | Advanced Risc Mach Ltd | A data processing apparatus and method for handling retrieval of instructions from an instruction cache |
-
2016
- 2016-06-13 US US15/180,806 patent/US10073785B2/en active Active
- 2016-09-15 JP JP2018555743A patent/JP6701380B2/ja active Active
- 2016-09-15 CN CN201680086074.9A patent/CN109196487B/zh active Active
- 2016-09-15 KR KR1020187035453A patent/KR102464788B1/ko active Active
- 2016-09-15 WO PCT/US2016/051850 patent/WO2017218025A1/en not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2019521408A5 (enExample) | ||
| TWI620123B (zh) | 用以管理來自指令快取之指令快取預取的處理器、電腦系統、電腦程式產品及方法 | |
| KR101497371B1 (ko) | 퍼지 스트라이드 프리페치 방법 및 장치 | |
| IN2012DN02977A (enExample) | ||
| US12204459B2 (en) | Data cache region prefetcher | |
| TWI780217B (zh) | 硬件預取器之基於利用率節流 | |
| JP2008287528A5 (enExample) | ||
| US20120102269A1 (en) | Using speculative cache requests to reduce cache miss delays | |
| US10866896B2 (en) | Apparatus and method for prefetching access request addresses in an adjacent region of memory | |
| US9928176B2 (en) | Selecting cache transfer policy for prefetched data based on cache test regions | |
| WO2013070773A3 (en) | Methods, devices, and systems for detecting return-oriented programming exploits | |
| US8892822B2 (en) | Selectively dropping prefetch requests based on prefetch accuracy information | |
| US20090193196A1 (en) | Method and system for cache eviction | |
| GB2544474A (en) | Event triggered programmable prefetcher | |
| US10073785B2 (en) | Up/down prefetcher | |
| EP4235409A3 (en) | Zero latency prefetching in caches | |
| US9003123B2 (en) | Data processing apparatus and method for reducing storage requirements for temporary storage of data | |
| JP2015122094A5 (enExample) | ||
| JP2021507371A5 (enExample) | ||
| CN105095104B (zh) | 数据缓存处理方法及装置 | |
| US8635406B2 (en) | Data processing apparatus and method for providing target address information for branch instructions | |
| US20170199822A1 (en) | Systems and methods for acquiring data for loads at different access times from hierarchical sources using a load queue as a temporary storage buffer and completing the load early | |
| JP2007500897A5 (enExample) | ||
| US20160085669A1 (en) | Descriptor ring management | |
| Michaud | A best-offset prefetcher |