JP2021507371A5 - - Google Patents

Download PDF

Info

Publication number
JP2021507371A5
JP2021507371A5 JP2020532672A JP2020532672A JP2021507371A5 JP 2021507371 A5 JP2021507371 A5 JP 2021507371A5 JP 2020532672 A JP2020532672 A JP 2020532672A JP 2020532672 A JP2020532672 A JP 2020532672A JP 2021507371 A5 JP2021507371 A5 JP 2021507371A5
Authority
JP
Japan
Prior art keywords
probe
cache
entry
processing node
lookup
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2020532672A
Other languages
English (en)
Japanese (ja)
Other versions
JP6975335B2 (ja
JP2021507371A (ja
Filing date
Publication date
Priority claimed from US15/844,215 external-priority patent/US10776282B2/en
Application filed filed Critical
Publication of JP2021507371A publication Critical patent/JP2021507371A/ja
Publication of JP2021507371A5 publication Critical patent/JP2021507371A5/ja
Application granted granted Critical
Publication of JP6975335B2 publication Critical patent/JP6975335B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2020532672A 2017-12-15 2018-09-19 ホームエージェントベースのキャッシュ転送アクセラレーションスキーム Active JP6975335B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/844,215 2017-12-15
US15/844,215 US10776282B2 (en) 2017-12-15 2017-12-15 Home agent based cache transfer acceleration scheme
PCT/US2018/051756 WO2019118037A1 (en) 2017-12-15 2018-09-19 Home agent based cache transfer acceleration scheme

Publications (3)

Publication Number Publication Date
JP2021507371A JP2021507371A (ja) 2021-02-22
JP2021507371A5 true JP2021507371A5 (enExample) 2021-10-28
JP6975335B2 JP6975335B2 (ja) 2021-12-01

Family

ID=63794694

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020532672A Active JP6975335B2 (ja) 2017-12-15 2018-09-19 ホームエージェントベースのキャッシュ転送アクセラレーションスキーム

Country Status (6)

Country Link
US (2) US10776282B2 (enExample)
EP (2) EP3961409B1 (enExample)
JP (1) JP6975335B2 (enExample)
KR (1) KR102383040B1 (enExample)
CN (1) CN111656332B (enExample)
WO (1) WO2019118037A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10776282B2 (en) 2017-12-15 2020-09-15 Advanced Micro Devices, Inc. Home agent based cache transfer acceleration scheme
US11163688B2 (en) * 2019-09-24 2021-11-02 Advanced Micro Devices, Inc. System probe aware last level cache insertion bypassing
US11210248B2 (en) * 2019-12-20 2021-12-28 Advanced Micro Devices, Inc. System direct memory access engine offload
US11874783B2 (en) * 2021-12-21 2024-01-16 Advanced Micro Devices, Inc. Coherent block read fulfillment
US20250240156A1 (en) * 2022-12-23 2025-07-24 Advanced Micro Devices, Inc. Systems and methods relating to confidential computing key mixing hazard management
CN117651021B (zh) * 2024-01-25 2024-04-30 苏州萨沙迈半导体有限公司 过滤器及其控制方法和装置、电气设备

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6055610A (en) * 1997-08-25 2000-04-25 Hewlett-Packard Company Distributed memory multiprocessor computer system with directory based cache coherency with ambiguous mapping of cached data to main-memory locations
US6631401B1 (en) 1998-12-21 2003-10-07 Advanced Micro Devices, Inc. Flexible probe/probe response routing for maintaining coherency
US7234029B2 (en) * 2000-12-28 2007-06-19 Intel Corporation Method and apparatus for reducing memory latency in a cache coherent multi-node architecture
US7395375B2 (en) * 2004-11-08 2008-07-01 International Business Machines Corporation Prefetch miss indicator for cache coherence directory misses on external caches
DE112006002237B4 (de) 2005-08-23 2023-04-06 Advanced Micro Devices, Inc. Verfahren zur selbstinitiierenden Synchronisierung in einem Computersystem
US8185695B2 (en) * 2008-06-30 2012-05-22 Advanced Micro Devices, Inc. Snoop filtering mechanism
JP5136652B2 (ja) * 2008-11-10 2013-02-06 富士通株式会社 情報処理装置及びメモリ制御装置
US9081706B2 (en) * 2012-05-10 2015-07-14 Oracle International Corporation Using a shared last-level TLB to reduce address-translation latency
US9405687B2 (en) * 2013-11-04 2016-08-02 Intel Corporation Method, apparatus and system for handling cache misses in a processor
US9639470B2 (en) * 2014-08-26 2017-05-02 Arm Limited Coherency checking of invalidate transactions caused by snoop filter eviction in an integrated circuit
DE102015115582A1 (de) 2014-10-22 2016-04-28 Imagination Technologies Limited Vorrichtung und Verfahren zum Drosseln des Hardwarevorauslesens
CN104331377B (zh) 2014-11-12 2018-06-26 浪潮(北京)电子信息产业有限公司 一种多核处理器系统的目录缓存管理方法
US11237965B2 (en) * 2014-12-31 2022-02-01 Arteris, Inc. Configurable snoop filters for cache coherent systems
US9792210B2 (en) 2015-12-22 2017-10-17 Advanced Micro Devices, Inc. Region probe filter for distributed memory system
US9817760B2 (en) * 2016-03-07 2017-11-14 Qualcomm Incorporated Self-healing coarse-grained snoop filter
US11061572B2 (en) * 2016-04-22 2021-07-13 Advanced Micro Devices, Inc. Memory object tagged memory monitoring method and system
US10776282B2 (en) 2017-12-15 2020-09-15 Advanced Micro Devices, Inc. Home agent based cache transfer acceleration scheme

Similar Documents

Publication Publication Date Title
JP2021507371A5 (enExample)
US8868846B2 (en) Method and system for maintaining data coherency across a network
JP2016541046A5 (enExample)
US9684597B1 (en) Distributed cache coherent shared memory controller integrated with a protocol offload network interface card
CN107562385B (zh) 分布式存储客户端读取数据的方法、装置和设备
CN103076992B (zh) 一种内存数据缓冲方法及装置
WO2011103784A1 (zh) 一种数据操作方法和数据操作设备
CN110658980B (zh) 数据处理方法及装置、存储系统
CN105608115A (zh) 数据获取方法与装置
US11782848B2 (en) Home agent based cache transfer acceleration scheme
JP2019517689A5 (enExample)
JP2018518777A5 (enExample)
WO2014187259A1 (zh) 实现多核间缓存一致性的方法及装置
JP2015514274A5 (enExample)
CN102388373B (zh) 访问高速缓冲存储器的方法及非真实缓存代理
RU2015133910A (ru) Управление временем обращения к памяти
US9086976B1 (en) Method and apparatus for associating requests and responses with identification information
US8566521B2 (en) Implementing cache offloading
CN102164309B (zh) 节目的处理方法和系统以及装置
JP2006295259A5 (enExample)
WO2012124094A1 (ja) ディレクトリキャッシュ制御装置、ディレクトリキャッシュ制御回路、およびディレクトリキャッシュ制御方法
CN104252423A (zh) 基于多内核处理器的一致性处理方法和装置
CN115756604B (zh) 执行指令的提取方法、装置和电子设备
CN111694504B (zh) 一种处理读请求的方法及装置
CN110727612B (zh) 一种基于精确预取的计算缓存装置