JP2019148995A5 - - Google Patents

Download PDF

Info

Publication number
JP2019148995A5
JP2019148995A5 JP2018033347A JP2018033347A JP2019148995A5 JP 2019148995 A5 JP2019148995 A5 JP 2019148995A5 JP 2018033347 A JP2018033347 A JP 2018033347A JP 2018033347 A JP2018033347 A JP 2018033347A JP 2019148995 A5 JP2019148995 A5 JP 2019148995A5
Authority
JP
Japan
Prior art keywords
logic
logical
combination
enable signal
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2018033347A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019148995A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2018033347A priority Critical patent/JP2019148995A/ja
Priority claimed from JP2018033347A external-priority patent/JP2019148995A/ja
Priority to US16/120,041 priority patent/US10404255B1/en
Publication of JP2019148995A publication Critical patent/JP2019148995A/ja
Publication of JP2019148995A5 publication Critical patent/JP2019148995A5/ja
Pending legal-status Critical Current

Links

JP2018033347A 2018-02-27 2018-02-27 半導体集積回路の設計装置及び設計方法 Pending JP2019148995A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2018033347A JP2019148995A (ja) 2018-02-27 2018-02-27 半導体集積回路の設計装置及び設計方法
US16/120,041 US10404255B1 (en) 2018-02-27 2018-08-31 Device for automatic configuration of semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018033347A JP2019148995A (ja) 2018-02-27 2018-02-27 半導体集積回路の設計装置及び設計方法

Publications (2)

Publication Number Publication Date
JP2019148995A JP2019148995A (ja) 2019-09-05
JP2019148995A5 true JP2019148995A5 (cg-RX-API-DMAC7.html) 2020-02-27

Family

ID=67686146

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018033347A Pending JP2019148995A (ja) 2018-02-27 2018-02-27 半導体集積回路の設計装置及び設計方法

Country Status (2)

Country Link
US (1) US10404255B1 (cg-RX-API-DMAC7.html)
JP (1) JP2019148995A (cg-RX-API-DMAC7.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11119530B1 (en) * 2018-01-11 2021-09-14 Marvell Israel (M.I.S.L) Ltd. Electronic device having relaxed timing constraints for management accesses
CN116700888A (zh) 2018-01-16 2023-09-05 Qsc公司 实现虚拟机的音频，视频和控制系统

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7138829B1 (en) * 2004-11-16 2006-11-21 Xilinx, Inc. Measuring input setup and hold time using an input-output block having a variable delay line
US7647535B2 (en) * 2006-12-19 2010-01-12 Integrated Device Technology, Inc. Using a delay clock to optimize the timing margin of sequential logic
US7616043B2 (en) 2008-02-12 2009-11-10 Sony Computer Entertainment Inc. Methods and apparatus for managing LSI power consumption and degradation using clock signal conditioning
JP2010004352A (ja) 2008-06-20 2010-01-07 Toshiba Corp 半導体集積回路およびその設計装置
JP5368941B2 (ja) 2009-11-06 2013-12-18 シャープ株式会社 論理回路設計支援方法及び装置
JP2011107769A (ja) 2009-11-12 2011-06-02 Renesas Electronics Corp 半導体集積回路のレイアウト装置及びクロックゲーティング方法
KR20130125036A (ko) * 2012-05-08 2013-11-18 삼성전자주식회사 시스템 온 칩, 이의 동작 방법, 및 이를 포함하는 시스템
US9053257B2 (en) * 2012-11-05 2015-06-09 Advanced Micro Devices, Inc. Voltage-aware signal path synchronization

Similar Documents

Publication Publication Date Title
Seresht et al. Computational method for fuzzy arithmetic operations on triangular fuzzy numbers by extension principle
JP2019527884A5 (cg-RX-API-DMAC7.html)
GB2566896A (en) Methods and apparatus for authentication in an electronic device
WO2017023551A3 (en) Detection of unknown classes and initialization of classifiers for unknown classes
Vreman The projection method for the incompressible Navier–Stokes equations: the pressure near a no-slip wall
Lehre et al. Runtime analysis of the (1+ 1) EA on computing unique input output sequences
MX2016009800A (es) Estrategias de decimacion para procesamiento de eventos de entrada.
MY172572A (en) Exception handling in a data processing apparatus having a secure domain and a less secure domain
MY202195A (en) Systems and methods for authentication code entry in touch-sensitive screen enabled devices
EP2884228A3 (en) Detection device, sensor, electronic apparatus and moving object
MX357916B (es) Aparato y metodo para implementar funciones de boton de contacto e identificacion de huellas dactilares, y dispositivo de terminal.
TW200701639A (en) Touch sensor and signal generation method thereof
Bai et al. Kernel based approaches to local nonlinear non-parametric variable selection
CN106788353A (zh) 一种时钟偏斜纠正方法及电路、终端设备
RU2618899C1 (ru) Мажоритарный модуль
JP2017046196A5 (cg-RX-API-DMAC7.html)
Attie et al. Dynamic input/output automata: A formal and compositional model for dynamic systems
US10581417B2 (en) Skew sensor with enhanced reliability
WO2018136643A3 (en) Packaged integrated circuit chip for i/o signal fail sage verification
SG10201805776PA (en) Sequential circuit having increased negative setup time
JP2019148995A5 (cg-RX-API-DMAC7.html)
Janakiraman et al. Multi-objective module partitioning design for dynamic and partial reconfigurable system-on-chip using genetic algorithm
RU2013147803A (ru) Система распознавания жестов с управлением конечным автоматом блока обнаружения указателя и блока обнаружения динамического жеста
Pomponio et al. Reducing the gap between experts' knowledge and data: The TOM4D methodology
KR20180034431A (ko) 지연 회로를 이용한 클록 게이팅