JP2018041783A - Light-emitting diode chip manufacturing method and light-emitting diode chip - Google Patents

Light-emitting diode chip manufacturing method and light-emitting diode chip Download PDF

Info

Publication number
JP2018041783A
JP2018041783A JP2016173401A JP2016173401A JP2018041783A JP 2018041783 A JP2018041783 A JP 2018041783A JP 2016173401 A JP2016173401 A JP 2016173401A JP 2016173401 A JP2016173401 A JP 2016173401A JP 2018041783 A JP2018041783 A JP 2018041783A
Authority
JP
Japan
Prior art keywords
transparent substrate
wafer
emitting diode
diode chip
light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016173401A
Other languages
Japanese (ja)
Inventor
卓 岡村
Taku Okamura
卓 岡村
宏 北村
Hiroshi Kitamura
宏 北村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Abrasive Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Abrasive Systems Ltd filed Critical Disco Abrasive Systems Ltd
Priority to JP2016173401A priority Critical patent/JP2018041783A/en
Publication of JP2018041783A publication Critical patent/JP2018041783A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a light-emitting diode chip manufacturing method and a light-emitting diode chip which can provide sufficient brightness.SOLUTION: A light-emitting diode chip manufacturing method comprises: a wafer preparation step of preparing a wafer which has a laminate layer where a plurality of semiconductor layers including a luminescent layer is formed on a transparent substrate for crystal growth and on which LED circuits are formed on a surface of the laminate layer in respective regions partitioned by a plurality of division scheduled lines which cross each other; a transparent substrate processing step of forming on a surface and a rear face of a transparent substrate where a plurality of through holes are formed across a whole area, a plurality of depressions corresponding the respective LED circuits of the wafer; an integration step of attaching the surface of the transparent substrate to a rear face of the wafer to form an integrated wafer after performing the transparent substrate processing step; and a division step of cutting the wafer along the division scheduled lines together with the transparent substrate to divide the integrated wafer into individual light-emitting diode chips.SELECTED DRAWING: Figure 4

Description

本発明は、発光ダイオードチップの製造方法及び発光ダイオードチップに関する。   The present invention relates to a light emitting diode chip manufacturing method and a light emitting diode chip.

サファイア基板、GaN基板、SiC基板等の結晶成長用基板の表面にn型半導体層、発光層、p型半導体層が複数積層された積層体層が形成され、この積層体層に交差する複数の分割予定ラインによって区画された領域に複数のLED(Light Emitting Diode)等の発光デバイスが形成されたウエーハは、分割予定ラインに沿って切断されて個々の発光デバイスチップに分割され、分割された発光デバイスチップは携帯電話、パソコン、照明機器等の各種電気機器に広く利用されている。   A stacked body layer in which a plurality of n-type semiconductor layers, light-emitting layers, and p-type semiconductor layers are stacked is formed on the surface of a crystal growth substrate such as a sapphire substrate, a GaN substrate, or a SiC substrate. A wafer in which a plurality of light emitting devices such as LEDs (Light Emitting Diodes) are formed in a region partitioned by the planned division line is cut along the planned division line and divided into individual light emitting device chips, and the divided light emission Device chips are widely used in various electric devices such as mobile phones, personal computers, and lighting devices.

発光デバイスチップの発光層から出射される光は等方性を有しているため、結晶成長用基板の内部にも照射されて基板の裏面及び側面からも光が出射する。然し、基板の内部に照射された光のうち空気層との界面での入射角が臨界角以上の光は界面で全反射されて基板内部に閉じ込められ、基板から外部に出射されることがないから発光デバイスチップの輝度の低下を招くという問題がある。   Since the light emitted from the light emitting layer of the light emitting device chip is isotropic, the light is emitted also to the inside of the crystal growth substrate, and the light is also emitted from the back and side surfaces of the substrate. However, of the light irradiated to the inside of the substrate, light whose incident angle at the interface with the air layer is greater than the critical angle is totally reflected at the interface and confined inside the substrate, and is not emitted outside from the substrate. Therefore, there is a problem that the luminance of the light emitting device chip is lowered.

この問題を解決するために、発光層から出射された光が基板の内部に閉じ込められるのを抑制するために、基板の裏面に透明部材を貼着して輝度の向上を図るようにした発光ダイオード(LED)が特開2014−175354号公報に記載されている。   In order to solve this problem, a light emitting diode in which a transparent member is attached to the back surface of the substrate to improve the luminance in order to prevent light emitted from the light emitting layer from being confined inside the substrate. (LED) is described in Japanese Patent Application Laid-Open No. 2014-175354.

特開2014−175354号公報JP 2014-175354 A

然し、特許文献1に開示された発光ダイオードでは、基板の裏面に透明部材を貼着することにより輝度が僅かに向上したものの十分な輝度が得られないという問題がある。   However, the light emitting diode disclosed in Patent Document 1 has a problem that sufficient luminance cannot be obtained although the luminance is slightly improved by sticking a transparent member to the back surface of the substrate.

本発明はこのような点に鑑みてなされたものであり、その目的とするところは、十分な輝度が得られる発光ダイオードチップの製造方法及び発光ダイオードチップを提供することである。   The present invention has been made in view of these points, and an object of the present invention is to provide a method of manufacturing a light-emitting diode chip and a light-emitting diode chip that can obtain sufficient luminance.

請求項1記載の発明によると、発光ダイオードチップの製造方法であって、結晶成長用の透明基板上に発光層を含む複数の半導体層が形成された積層体層を有し、該積層体層の表面に互いに交差する複数の分割予定ラインによって区画された各領域にそれぞれLED回路が形成されたウエーハを準備するウエーハ準備工程と、全面に渡り複数の貫通孔が形成された透明基板の表面及び裏面に該ウエーハの各LED回路に対応して複数の窪みを形成する透明基板加工工程と、該透明基板加工工程を実施した後、該ウエーハの裏面に該透明基板の表面を貼着して一体化ウエーハを形成する一体化工程と、該ウエーハを該分割予定ラインに沿って該透明基板とともに切断して該一体化ウエーハを個々の発光ダイオードチップに分割する分割工程と、を備えたことを特徴とする発光ダイオードチップの製造方法が提供される。   According to invention of Claim 1, it is a manufacturing method of a light emitting diode chip | tip, Comprising: It has a laminated body layer in which the several semiconductor layer containing a light emitting layer was formed on the transparent substrate for crystal growth, This laminated body layer A wafer preparation step of preparing a wafer in which LED circuits are formed in each region partitioned by a plurality of division lines intersecting each other on the surface, a surface of a transparent substrate on which a plurality of through holes are formed over the entire surface, and After carrying out the transparent substrate processing step for forming a plurality of depressions corresponding to each LED circuit of the wafer on the back surface and the transparent substrate processing step, the surface of the transparent substrate is adhered to the back surface of the wafer and integrated An integration step for forming a wafer, and a division step for cutting the wafer together with the transparent substrate along the division line to divide the integrated wafer into individual light emitting diode chips; LED chip production method of which is characterized by comprising is provided.

好ましくは、透明基板加工工程において形成される窪みの断面形状は、三角形状、四角形状、又は円形状の何れかである。好ましくは、透明基板加工工程において形成される窪みはエッチング、サンドブラスト、レーザーの何れかで形成される。   Preferably, the cross-sectional shape of the recess formed in the transparent substrate processing step is any one of a triangular shape, a quadrangular shape, and a circular shape. Preferably, the recess formed in the transparent substrate processing step is formed by any one of etching, sandblasting, and laser.

好ましくは、該透明基板は、透明セラミックス、光学ガラス、サファイア、透明樹脂の何れかで形成され、該一体化工程において該透明基板は透明接着剤でウエーハに接着される。   Preferably, the transparent substrate is formed of any one of transparent ceramics, optical glass, sapphire, and transparent resin, and in the integration step, the transparent substrate is bonded to the wafer with a transparent adhesive.

請求項5記載の発明によると、発光ダイオードチップであって、表面にLED回路が形成された発光ダイオードと、該発光ダイオードの裏面に貼着された複数の貫通孔が形成された透明部材とを備え、該透明部材の表面及び裏面には窪みが形成されている発光ダイオードチップが提供される。   According to the invention of claim 5, a light-emitting diode chip comprising a light-emitting diode having an LED circuit formed on the surface and a transparent member having a plurality of through-holes attached to the back surface of the light-emitting diode. And a light emitting diode chip in which depressions are formed on the front surface and the back surface of the transparent member.

本発明の発光ダイオードチップは、LEDの裏面に貼着された複数の貫通孔を有する透明部材の表面及び裏面に窪みが形成されているので、透明部材の表面積が増大することに加え、LEDの発光層から照射され透明部材に入射する光が窪み部分で複雑に屈折し、さらに透明部材から出射する光が窪み部分で複雑に屈折するため、透明部材から出射する際に透明部材と空気層との界面での入射角が臨界角以上の光の割合が減少し、透明部材から出射される光の量が増大して発光ダイオードチップの輝度が向上する。   Since the light emitting diode chip of the present invention has depressions formed on the surface and the back surface of the transparent member having a plurality of through-holes attached to the back surface of the LED, in addition to increasing the surface area of the transparent member, Light emitted from the light emitting layer and incident on the transparent member is refracted in a complicated manner at the recessed portion, and light emitted from the transparent member is refracted in a complicated manner at the recessed portion. The ratio of the light whose incident angle at the interface is greater than or equal to the critical angle is reduced, the amount of light emitted from the transparent member is increased, and the luminance of the light emitting diode chip is improved.

光デバイスウエーハの表面側斜視図である。It is a surface side perspective view of an optical device wafer. 図2(A)は透明基板の表面に光デバイスウエーハの各LED回路に対応した複数の穴を有するマスクを貼着する様子を示す斜視図、図2(B)は透明基板の表面にマスクを貼着した状態の斜視図、図2(C)〜図2(E)は透明基板の表面に形成された窪みの形状を示す部分斜視図である。FIG. 2A is a perspective view showing a state in which a mask having a plurality of holes corresponding to each LED circuit of the optical device wafer is attached to the surface of the transparent substrate, and FIG. FIG. 2 (C) to FIG. 2 (E) are partial perspective views showing the shape of the depression formed on the surface of the transparent substrate. 図3(A)はレーザービームの照射により透明基板の表面に光デバイスウエーハの各LED回路に対応した複数の窪みを形成する様子を示す斜視図、図3(B)は窪みの形状を示す部分斜視図である。3A is a perspective view showing a state in which a plurality of depressions corresponding to each LED circuit of the optical device wafer are formed on the surface of the transparent substrate by laser beam irradiation, and FIG. 3B is a portion showing the shape of the depressions. It is a perspective view. 図4(A)は透明基板の表面及び裏面に円形状の窪みを有する透明基板の断面図、図4(B)は透明基板の表面及び裏面にレーザー加工により形成された窪みを有する透明基板の断面図である。4A is a cross-sectional view of a transparent substrate having circular recesses on the front and back surfaces of the transparent substrate, and FIG. 4B is a view of a transparent substrate having recesses formed by laser processing on the front and back surfaces of the transparent substrate. It is sectional drawing. 図5(A)は複数の窪みを表面及び裏面に有する透明基板をウエーハの裏面に貼着して一体化する一体化工程を示す斜視図、図5(B)は一体化ウエーハの斜視図である。FIG. 5A is a perspective view showing an integration process in which a transparent substrate having a plurality of depressions on the front surface and the back surface is attached to the back surface of the wafer and integrated, and FIG. 5B is a perspective view of the integrated wafer. is there. 一体化ウエーハをダイシングテープを介して環状フレームで支持する支持工程を示す斜視図である。It is a perspective view which shows the support process which supports an integrated wafer with a cyclic | annular flame | frame via a dicing tape. 一体化ウエーハを発光ダイオードチップに分割する分割工程を示す斜視図である。It is a perspective view which shows the division | segmentation process which divides | segments an integrated wafer into a light emitting diode chip. 分割工程終了後の一体化ウエーハの斜視図である。It is a perspective view of the integrated wafer after completion | finish of a division | segmentation process. 本発明実施形態に係る発光ダイオードチップの斜視図である。1 is a perspective view of a light emitting diode chip according to an embodiment of the present invention.

以下、本発明の実施形態を図面を参照して詳細に説明する。図1を参照すると、光デバイスウエーハ(以下、単にウエーハと略称することがある)11の表面側斜視図が示されている。   Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. Referring to FIG. 1, there is shown a front side perspective view of an optical device wafer 11 (hereinafter sometimes simply referred to as a wafer) 11.

光デバイスウエーハ11は、サファイア基板13上に窒化ガリウム(GaN)等のエピタキシャル層(積層体層)15が積層されて構成されている。光デバイスウエーハ11は、エピタキシャル層15が積層された表面11aと、サファイア基板13が露出した裏面11bとを有している。   The optical device wafer 11 is configured by laminating an epitaxial layer (laminated body layer) 15 such as gallium nitride (GaN) on a sapphire substrate 13. The optical device wafer 11 has a front surface 11a on which an epitaxial layer 15 is stacked and a back surface 11b on which the sapphire substrate 13 is exposed.

ここで、本実施形態の光デバイスウエーハ11では、結晶成長用基板としてサファイア基板13を採用しているが、サファイア基板13に替えGaN基板又はSiC基板等を採用するようにしてもよい。   Here, in the optical device wafer 11 of the present embodiment, the sapphire substrate 13 is employed as the crystal growth substrate. However, a GaN substrate or a SiC substrate may be employed instead of the sapphire substrate 13.

積層体層(エピタキシャル層)15は、電子が多数キャリアとなるn型半導体層(例えば、n型GaN層)、発光層となる半導体層(例えば、InGaN層)、正孔が多数キャリアとなるp型半導体層(例えば、p型GaN層)を順にエピタキシャル成長させることにより形成される。   The stacked body layer (epitaxial layer) 15 includes an n-type semiconductor layer (for example, an n-type GaN layer) in which electrons are majority carriers, a semiconductor layer (for example, an InGaN layer) that is a light emitting layer, and a p in which holes are majority carriers. It is formed by epitaxially growing a type semiconductor layer (for example, a p-type GaN layer) in this order.

サファイア基板13は例えば100μmの厚みを有しており、積層体層15は例えば5μmの厚みを有している。積層体層15に複数のLED回路19が格子状に形成された複数の分割予定ライン17によって区画されて形成されている。ウエーハ11は、LED回路19が形成された表面11aと、サファイア基板13が露出した裏面11bとを有している。   The sapphire substrate 13 has a thickness of 100 μm, for example, and the laminate layer 15 has a thickness of 5 μm, for example. A plurality of LED circuits 19 are defined on the laminate layer 15 by a plurality of division lines 17 formed in a lattice pattern. The wafer 11 has a front surface 11a on which the LED circuit 19 is formed and a back surface 11b on which the sapphire substrate 13 is exposed.

本発明実施形態の発光ダイオードチップの製造方法によると、まず図1に示すような光デバイスウエーハ11を準備するウエーハ準備工程を実施する。そして、ウエーハ11の裏面11bに貼着する全面に渡り複数の貫通孔29を有する透明基板21の表面21a及び裏面21bにLED回路19に対応して複数の窪みを形成する透明基板加工工程を実施する。   According to the light emitting diode chip manufacturing method of the embodiment of the present invention, first, a wafer preparation step for preparing an optical device wafer 11 as shown in FIG. 1 is performed. Then, a transparent substrate processing step for forming a plurality of depressions corresponding to the LED circuit 19 on the front surface 21a and the back surface 21b of the transparent substrate 21 having a plurality of through holes 29 to be bonded to the back surface 11b of the wafer 11 is performed. To do.

この透明基板加工工程では、例えば図2(A)に示すように、ウエーハ11のLED回路19に対応した複数の穴4を有するマスク2を使用する。図2(B)に示すように、マスク2の穴4をウエーハ11の各LED回路19に対応させて透明基板21の表面21aに貼着する。   In this transparent substrate processing step, for example, as shown in FIG. 2A, a mask 2 having a plurality of holes 4 corresponding to the LED circuit 19 of the wafer 11 is used. As shown in FIG. 2B, the holes 4 of the mask 2 are attached to the surface 21 a of the transparent substrate 21 so as to correspond to the LED circuits 19 of the wafer 11.

そして、ウェットエッチング又はプラズマエッチングにより透明基板21の表面21aに、図2(C)に示すように、マスク2の穴4の形状に対応した三角形状の窪み(凹部)5を形成する。   Then, a triangular recess (recess) 5 corresponding to the shape of the hole 4 of the mask 2 is formed on the surface 21a of the transparent substrate 21 by wet etching or plasma etching, as shown in FIG.

マスク2の穴4の形状を四角形状、又は円形状に変更することにより、透明基板21の表面21aに図2(D)に示すような四角形状の窪み5Aを形成するか、図2(E)に示すような透明基板21の表面21aに円形状の窪み5Bを形成するようにしてもよい。   By changing the shape of the hole 4 of the mask 2 to a rectangular shape or a circular shape, a rectangular recess 5A as shown in FIG. 2D is formed on the surface 21a of the transparent substrate 21, or FIG. A circular recess 5B may be formed on the surface 21a of the transparent substrate 21 as shown in FIG.

透明基板21は、透明樹脂、光学ガラス、サファイア、透明セラミックスの何れかから形成される。本実施形態では、光学ガラスに比べて耐久性のあるポリカーボネイト、アクリル等の透明樹脂から透明基板21を形成した。   The transparent substrate 21 is formed from any one of transparent resin, optical glass, sapphire, and transparent ceramics. In the present embodiment, the transparent substrate 21 is formed from a transparent resin such as polycarbonate or acrylic that is more durable than optical glass.

透明基板21の表面21aに複数の窪み5,5A,又は5Bを形成する透明基板加工工程が終了した後、透明基板21の裏面21bにもウエーハ11の各LED回路19に対応した複数の窪み5,5A,又は5Bを形成する透明基板加工工程を実施する。   After the transparent substrate processing step for forming the plurality of depressions 5, 5 </ b> A, or 5 </ b> B on the front surface 21 a of the transparent substrate 21 is completed, the plurality of depressions 5 corresponding to the LED circuits 19 of the wafer 11 are also formed on the back surface 21 b of the transparent substrate 21. , 5A, or 5B is performed.

本実施形態の変形例として、透明基板21の表面21a又は裏面21bにマスク2を貼着した後、サンドブラスト加工を実施することにより、透明基板21の表面21a及び裏面21bに、図2(C)に示すような三角形状の窪み5、又は図2(D)に示すような四角形状の窪み5A、又は図2(E)に示すような円形状の窪み5Bを形成するようにしてもよい。   As a modification of the present embodiment, the mask 2 is attached to the front surface 21a or the back surface 21b of the transparent substrate 21, and then sandblasting is performed, whereby the front surface 21a and the back surface 21b of the transparent substrate 21 are subjected to FIG. Alternatively, a triangular recess 5 as shown in FIG. 2, a quadrangular recess 5A as shown in FIG. 2D, or a circular recess 5B as shown in FIG. 2E may be formed.

全面に渡り複数の貫通孔29を有する透明基板21の表面21a及び裏面21bにLED回路19に対応した複数の窪みを形成するのに、レーザー加工装置を利用するようにしてもよい。レーザー加工による実施形態では、図3(A)に示すように、透明基板21に対して吸収性を有する波長(例えば、266nm)のレーザービームを集光器(レーザーヘッド)24から透明基板21の表面21aに間欠的に照射しながら、透明基板21を保持した図示しないチャックテーブルを矢印X1方向に加工送りすることにより、透明基板21の表面21aにウエーハ11のLED回路19に対応した複数の窪み9をアブレーションにより形成する。   A laser processing apparatus may be used to form a plurality of depressions corresponding to the LED circuit 19 on the front surface 21a and the back surface 21b of the transparent substrate 21 having a plurality of through holes 29 over the entire surface. In the embodiment by laser processing, as shown in FIG. 3A, a laser beam having a wavelength (for example, 266 nm) having an absorptivity with respect to the transparent substrate 21 is transmitted from the condenser (laser head) 24 to the transparent substrate 21. A plurality of depressions corresponding to the LED circuit 19 of the wafer 11 are formed on the surface 21a of the transparent substrate 21 by processing and feeding a chuck table (not shown) holding the transparent substrate 21 in the direction of the arrow X1 while intermittently irradiating the surface 21a. 9 is formed by ablation.

透明基板21を矢印X1方向に直交する方向にウエーハ11の分割予定ライン17のピッチずつ割り出し送りしながら、透明基板21の表面21aをアブレーション加工して、複数の窪み9を次々と形成する。窪み9の断面形状は、通常はレーザービームのスポット形状に対応した図3(B)に示すような円形状となる。   While the transparent substrate 21 is indexed and fed in the direction orthogonal to the arrow X1 direction by the pitch of the division planned line 17 of the wafer 11, the surface 21a of the transparent substrate 21 is ablated to form a plurality of recesses 9 one after another. The cross-sectional shape of the recess 9 is usually a circular shape as shown in FIG. 3B corresponding to the spot shape of the laser beam.

次いで、透明基板21の表裏を反転して、レーザー加工装置のチャックテーブルで透明基板21の表面21a側を吸引保持し、透明基板21の裏面21bを露出させる。そして、透明基板21の表面21aへの複数の窪み9の形成と同様に、レーザービームを集光器24から透明基板21の裏面21bに間欠的に照射しながら、透明基板21を保持した図示しないチャックテーブルを矢印X1方向に加工送りすることにより、透明基板21の裏面21bにウエーハ11のLED回路19に対応した複数の窪み9をアブレーションにより形成する。   Next, the front and back of the transparent substrate 21 are reversed, the front surface 21a side of the transparent substrate 21 is sucked and held by the chuck table of the laser processing apparatus, and the back surface 21b of the transparent substrate 21 is exposed. Then, similarly to the formation of the plurality of depressions 9 on the surface 21a of the transparent substrate 21, the transparent substrate 21 is held while the laser beam is intermittently irradiated from the condenser 24 to the back surface 21b of the transparent substrate 21 (not shown). By processing and feeding the chuck table in the direction of arrow X1, a plurality of recesses 9 corresponding to the LED circuits 19 of the wafer 11 are formed on the back surface 21b of the transparent substrate 21 by ablation.

マスク2を使用した透明基板加工工程によると、図4(A)に示すように、透明基板21の表面21a及び裏面21bの少しずれた位置に窪み5Bが形成され、レーザー加工装置による実施形態では図4(B)に示すように、透明基板21の表面21a及び裏面21bの少しずれた位置に窪み9が形成される。   According to the transparent substrate processing step using the mask 2, as shown in FIG. 4A, the recess 5B is formed at a position slightly shifted between the front surface 21a and the back surface 21b of the transparent substrate 21, and in the embodiment by the laser processing apparatus, As shown in FIG. 4B, a recess 9 is formed at a position slightly shifted between the front surface 21a and the back surface 21b of the transparent substrate 21.

透明基板加工工程を実施した後、ウエーハ11の裏面11bに透明基板21の表面21aを貼着して一体化ウエーハ25を形成する一体化工程を実施する。この一体化工程では、図5(A)に示すように、表面21a及び裏面21bにウエーハ11のLED回路19に対応した複数の窪み9が形成された透明基板21の表面21aに、ウエーハ11の裏面11bを透明接着剤により接着して、図5(B)に示すように、ウエーハ11と透明基板21とを一体化して一体化ウエーハ25を形成する。   After performing the transparent substrate processing step, an integration step is performed in which the front surface 21a of the transparent substrate 21 is adhered to the back surface 11b of the wafer 11 to form the integrated wafer 25. In this integration step, as shown in FIG. 5A, the surface of the wafer 11 is formed on the surface 21a of the transparent substrate 21 in which a plurality of depressions 9 corresponding to the LED circuits 19 of the wafer 11 are formed on the front surface 21a and the back surface 21b. The back surface 11b is bonded with a transparent adhesive, and the wafer 11 and the transparent substrate 21 are integrated to form an integrated wafer 25 as shown in FIG. 5B.

一体化工程を実施した後、図6に示すように、一体化ウエーハ25の透明基板21を外周部が環状フレームFに貼着されたダイシングテープTに貼着してフレームユニットを形成し、一体化ウエーハ25をダイシングテープTを介して環状フレームFで支持する支持工程を実施する。   After carrying out the integration step, as shown in FIG. 6, the transparent substrate 21 of the integrated wafer 25 is attached to a dicing tape T whose outer peripheral portion is attached to the annular frame F to form a frame unit. A supporting step of supporting the wafer 25 with the annular frame F via the dicing tape T is performed.

支持工程を実施した後、フレームユニットを切削装置に投入し、切削装置で一体化ウエーハ25を切削して個々の発光ダイオードチップに分割する分割ステップを実施する。この分割ステップについて、図7を参照して説明する。   After carrying out the supporting process, the frame unit is put into a cutting device, and the dividing step of cutting the integrated wafer 25 with the cutting device and dividing it into individual light emitting diode chips is carried out. This division step will be described with reference to FIG.

図7に示すように、切削装置の切削ユニット10は、スピンドルハウジング12と、スピンドルハウジング12中に回転可能に挿入された図示しないスピンドルと、スピンドルの先端に装着された切削ブレード14とを含んでいる。   As shown in FIG. 7, the cutting unit 10 of the cutting apparatus includes a spindle housing 12, a spindle (not shown) rotatably inserted into the spindle housing 12, and a cutting blade 14 attached to the tip of the spindle. Yes.

切削ブレード14の切り刃は、例えば、ダイヤモンド砥粒をニッケルメッキで固定した電鋳砥石で形成されており、その先端形状は三角形状、四角形状、又は半円形状をしている。   The cutting blade of the cutting blade 14 is formed of, for example, an electroforming grindstone in which diamond abrasive grains are fixed by nickel plating, and the tip shape thereof is triangular, quadrangular, or semicircular.

切削ブレード14の概略上半分はブレードカバー(ホイールカバー)16で覆われており、ブレードカバー16には切削ブレード14の奥側及び手前側に水平に伸長する一対の(1本のみ図示)クーラーノズル18が配設されている。   The upper half of the cutting blade 14 is covered with a blade cover (wheel cover) 16, and the blade cover 16 is a pair of cooler nozzles (only one is shown) extending horizontally toward the back side and the near side of the cutting blade 14. 18 is arranged.

分割ステップでは、一体化ウエーハ25をフレームユニットのダイシングテープTを介して切削装置のチャックテーブル20で吸引保持し、環状フレームFは図示しないクランプでクランプして固定する。   In the dividing step, the integrated wafer 25 is sucked and held by the chuck table 20 of the cutting device via the dicing tape T of the frame unit, and the annular frame F is clamped and fixed by a clamp (not shown).

そして、切削ブレード14を矢印R方向に高速回転させながら切削ブレード14の先端がダイシングテープTに届くまでウエーハ11の分割予定ライン17に切り込み、クーラーノズル18から切削ブレード14及びウエーハ11の加工点に向かって切削液を供給しつつ、一体化ウエーハ25を矢印X1方向に加工送りすることにより、ウエーハ11の分割予定ライン17に沿ってウエーハ11及び透明基板21を切断する切断溝27を形成する。   Then, while rotating the cutting blade 14 in the direction of arrow R at high speed, the cutting blade 14 is cut into the division line 17 of the wafer 11 until the tip of the cutting blade 14 reaches the dicing tape T. From the cooler nozzle 18 to the processing point of the cutting blade 14 and the wafer 11. The cutting groove 27 for cutting the wafer 11 and the transparent substrate 21 is formed along the division line 17 of the wafer 11 by processing and feeding the integrated wafer 25 in the direction of the arrow X1 while supplying the cutting fluid.

切削ユニット10をY軸方向に割り出し送りしながら、第1の方向に伸長する分割予定ライン17に沿って同様な切断溝27を次々と形成する。次いで、チャックテーブル20を90°回転してから、第1の方向に直交する第2の方向に伸長する全ての分割予定ライン17に沿って同様な切断溝27を形成して、図8に示す状態にすることで、一体化ウエーハ25を図9に示すような発光ダイオードチップ31に分割する。   While indexing and feeding the cutting unit 10 in the Y-axis direction, similar cutting grooves 27 are formed one after another along the planned dividing line 17 extending in the first direction. Next, after the chuck table 20 is rotated by 90 °, similar cutting grooves 27 are formed along all the planned dividing lines 17 extending in the second direction orthogonal to the first direction, as shown in FIG. In this state, the integrated wafer 25 is divided into light emitting diode chips 31 as shown in FIG.

上述した実施形態では、一体化ウエーハ25を個々の発光ダイオードチップ31に分割するのに切削装置を使用しているが、ウエーハ11及び透明基板21に対して透過性を有する波長のレーザービームを分割予定ライン13に沿ってウエーハ11に照射して、ウエーハ11及び透明基板21の内部に厚み方向に複数層の改質層を形成し、次いで、一体化ウエーハ25に外力を付与して、改質層を分割起点に一体化ウエーハ25を個々の発光ダイオードチップ31に分割するようにしてもよい。   In the embodiment described above, the cutting device is used to divide the integrated wafer 25 into the individual light emitting diode chips 31. However, the laser beam having a wavelength that is transmissive to the wafer 11 and the transparent substrate 21 is divided. Irradiate the wafer 11 along the planned line 13 to form a plurality of modified layers in the thickness direction inside the wafer 11 and the transparent substrate 21, and then apply an external force to the integrated wafer 25 to modify the wafer. The integrated wafer 25 may be divided into individual light emitting diode chips 31 using the layers as division starting points.

図9に示された発光ダイオードチップ31は、表面にLED回路19を有するLED13Aの裏面に複数の貫通孔29が形成された透明部材21Aが貼着されている。更に、透明部材21Aの表面及び裏面に窪み5,5A,5B又は窪み9が形成されている。   The light emitting diode chip 31 shown in FIG. 9 has a transparent member 21A in which a plurality of through holes 29 are formed on the back surface of an LED 13A having an LED circuit 19 on the front surface. Furthermore, dents 5, 5A, 5B or dents 9 are formed on the front and back surfaces of the transparent member 21A.

従って、図9に示す発光ダイオードチップ31では、透明部材21Aの表面に窪みが形成されているため、透明部材21Aの表面積が増大する。更に、発光ダイオードチップ31のLED回路19から出射され透明部材21Aに入射する光の一部は窪み部分で屈折されてから透明部材21A内に進入し、透明部材21Aから出射する光の一部は窪み部分で複数に屈折されて出射する。   Therefore, in the light emitting diode chip 31 shown in FIG. 9, since the depression is formed on the surface of the transparent member 21A, the surface area of the transparent member 21A increases. Further, a part of the light emitted from the LED circuit 19 of the light emitting diode chip 31 and incident on the transparent member 21A is refracted in the recessed portion and then enters the transparent member 21A, and a part of the light emitted from the transparent member 21A is The light is refracted into a plurality of portions at the depression and emitted.

従って、透明部材21Aから外部に屈折して出射する際、透明部材21Aと空気層との界面での入射角が臨界角以上となる光の割合が減少し、透明部材21Aから出射される光の量が増大し、発光ダイオードチップ31の輝度が向上する。   Accordingly, when the light is refracted and emitted from the transparent member 21A, the ratio of the light whose incident angle at the interface between the transparent member 21A and the air layer is greater than the critical angle is reduced, and the light emitted from the transparent member 21A is reduced. The amount increases, and the luminance of the light emitting diode chip 31 is improved.

2 マスク
5,5A,5B,9 窪み
10 切削ユニット
11 光デバイスウエーハ(ウエーハ)
13 サファイア基板
14 切削ブレード
15 積層体層
17 分割予定ライン
19 LED回路
21 透明基板
21A 透明部材
25 一体化ウエーハ
27 切断溝
29 貫通孔
31 発光ダイオードチップ
2 Mask 5, 5A, 5B, 9 Recess 10 Cutting unit 11 Optical device wafer (wafer)
13 Sapphire substrate 14 Cutting blade 15 Laminate body layer 17 Divided line 19 LED circuit 21 Transparent substrate 21A Transparent member 25 Integrated wafer 27 Cutting groove 29 Through hole 31 Light emitting diode chip

Claims (5)

発光ダイオードチップの製造方法であって、
結晶成長用の透明基板上に発光層を含む複数の半導体層が形成された積層体層を有し、該積層体層の表面に互いに交差する複数の分割予定ラインによって区画された各領域にそれぞれLED回路が形成されたウエーハを準備するウエーハ準備工程と、
全面に渡り複数の貫通孔が形成された透明基板の表面及び裏面に該ウエーハの各LED回路に対応して複数の窪みを形成する透明基板加工工程と、
該透明基板加工工程を実施した後、該ウエーハの裏面に該透明基板の表面を貼着して一体化ウエーハを形成する一体化工程と、
該ウエーハを該分割予定ラインに沿って該透明基板とともに切断して該一体化ウエーハを個々の発光ダイオードチップに分割する分割工程と、
を備えたことを特徴とする発光ダイオードチップの製造方法。
A method of manufacturing a light emitting diode chip,
Each of the regions has a laminate layer in which a plurality of semiconductor layers including a light emitting layer are formed on a transparent substrate for crystal growth, and is divided into a plurality of division lines intersecting each other on the surface of the laminate layer. A wafer preparation step of preparing a wafer on which an LED circuit is formed;
A transparent substrate processing step of forming a plurality of depressions corresponding to each LED circuit of the wafer on the front and back surfaces of the transparent substrate in which a plurality of through holes are formed over the entire surface;
After performing the transparent substrate processing step, an integration step of forming an integrated wafer by sticking the surface of the transparent substrate to the back surface of the wafer;
A dividing step of cutting the wafer along with the transparent substrate together with the transparent substrate to divide the integrated wafer into individual light emitting diode chips;
A method for producing a light-emitting diode chip, comprising:
該透明基板加工工程で形成される前記窪みの断面形状は三角形状、四角形状、円形状の何れかである請求項1記載の発光ダイオードチップの製造方法。   The method for manufacturing a light-emitting diode chip according to claim 1, wherein a cross-sectional shape of the recess formed in the transparent substrate processing step is any one of a triangular shape, a square shape, and a circular shape. 該透明基板加工工程において、前記窪みはエッチング、サンドブラスト、レーザーの何れかで形成される請求項1記載の発光ダイオードチップの製造方法。   2. The method of manufacturing a light-emitting diode chip according to claim 1, wherein in the transparent substrate processing step, the recess is formed by any one of etching, sandblasting, and laser. 該透明基板は、透明セラミックス、光学ガラス、サファイア、透明樹脂の何れかで形成され、該一体化工程において該透明基板は透明接着剤を使用して該ウエーハに貼着される請求項1記載の発光ダイオードチップの製造方法。   The transparent substrate is formed of any one of transparent ceramics, optical glass, sapphire, and transparent resin, and the transparent substrate is attached to the wafer using a transparent adhesive in the integration step. Manufacturing method of light emitting diode chip. 発光ダイオードチップであって、
表面にLED回路が形成された発光ダイオードと、該発光ダイオードの裏面に貼着された複数の貫通孔が形成された透明部材とを備え、
該透明部材の表面及び裏面には窪みが形成されている発光ダイオードチップ。
A light emitting diode chip,
A light emitting diode having an LED circuit formed on the front surface, and a transparent member having a plurality of through holes attached to the back surface of the light emitting diode;
A light emitting diode chip in which depressions are formed on the front surface and the back surface of the transparent member.
JP2016173401A 2016-09-06 2016-09-06 Light-emitting diode chip manufacturing method and light-emitting diode chip Pending JP2018041783A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2016173401A JP2018041783A (en) 2016-09-06 2016-09-06 Light-emitting diode chip manufacturing method and light-emitting diode chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2016173401A JP2018041783A (en) 2016-09-06 2016-09-06 Light-emitting diode chip manufacturing method and light-emitting diode chip

Publications (1)

Publication Number Publication Date
JP2018041783A true JP2018041783A (en) 2018-03-15

Family

ID=61623945

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016173401A Pending JP2018041783A (en) 2016-09-06 2016-09-06 Light-emitting diode chip manufacturing method and light-emitting diode chip

Country Status (1)

Country Link
JP (1) JP2018041783A (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007073734A (en) * 2005-09-07 2007-03-22 Kyocera Corp Light-emitting element
JP2011176093A (en) * 2010-02-24 2011-09-08 Sumitomo Electric Ind Ltd Substrate for light-emitting element, and light-emitting element
JP2012195404A (en) * 2011-03-16 2012-10-11 Toshiba Lighting & Technology Corp Light-emitting device and luminaire
JP2014517544A (en) * 2011-06-15 2014-07-17 センサー エレクトロニック テクノロジー インコーポレイテッド Large device with inverted light extraction structure
US20140225149A1 (en) * 2011-09-30 2014-08-14 Osram Opto Semiconductors Gmbh Optoelectronic Semiconductor Component and Method for Fabricating an Optoelectronic Semiconductor Component
JP2014239123A (en) * 2013-06-06 2014-12-18 株式会社ディスコ Processing method
WO2015030237A1 (en) * 2013-08-30 2015-03-05 旭化成イーマテリアルズ株式会社 Semiconductor light-emitting element, and optical film
JP2015119123A (en) * 2013-12-20 2015-06-25 株式会社ディスコ Light-emitting chip

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007073734A (en) * 2005-09-07 2007-03-22 Kyocera Corp Light-emitting element
JP2011176093A (en) * 2010-02-24 2011-09-08 Sumitomo Electric Ind Ltd Substrate for light-emitting element, and light-emitting element
JP2012195404A (en) * 2011-03-16 2012-10-11 Toshiba Lighting & Technology Corp Light-emitting device and luminaire
JP2014517544A (en) * 2011-06-15 2014-07-17 センサー エレクトロニック テクノロジー インコーポレイテッド Large device with inverted light extraction structure
US20140225149A1 (en) * 2011-09-30 2014-08-14 Osram Opto Semiconductors Gmbh Optoelectronic Semiconductor Component and Method for Fabricating an Optoelectronic Semiconductor Component
JP2014239123A (en) * 2013-06-06 2014-12-18 株式会社ディスコ Processing method
WO2015030237A1 (en) * 2013-08-30 2015-03-05 旭化成イーマテリアルズ株式会社 Semiconductor light-emitting element, and optical film
JP2015119123A (en) * 2013-12-20 2015-06-25 株式会社ディスコ Light-emitting chip

Similar Documents

Publication Publication Date Title
JP2018014422A (en) Method for manufacturing light-emitting diode chip, and light-emitting diode chip
JP2018010898A (en) Light-emitting diode chip manufacturing method and light-emitting diode chip
JP2018148094A (en) Method for manufacturing light-emitting diode chip and light-emitting diode chip
JP2018014421A (en) Method for manufacturing light-emitting diode chip, and light-emitting diode chip
JP2018029110A (en) Light-emitting diode chip manufacturing method and light-emitting diode chip
JP2018041783A (en) Light-emitting diode chip manufacturing method and light-emitting diode chip
JP2018010901A (en) Light-emitting diode chip manufacturing method and light-emitting diode chip
JP2018041781A (en) Light-emitting diode chip manufacturing method and light-emitting diode chip
JP2018041780A (en) Light-emitting diode chip manufacturing method and light-emitting diode chip
JP2018074112A (en) Method for manufacturing light-emitting diode chip and light-emitting diode chip
JP2018041779A (en) Light emitting diode chip manufacturing method
JP2018010902A (en) Light-emitting diode chip manufacturing method
JP2018010899A (en) Light-emitting diode chip manufacturing method and light-emitting diode chip
JP2018074109A (en) Method for manufacturing light-emitting diode chip and light-emitting diode chip
JP2018074113A (en) Method for manufacturing light-emitting diode chip
JP2018074110A (en) Method for manufacturing light-emitting diode chip and light-emitting diode chip
JP2018186171A (en) Method for manufacturing light-emitting diode chip and light-emitting diode chip
JP2018046067A (en) Method for manufacturing light-emitting diode chip and light-emitting diode chip
JP2018014424A (en) Method for manufacturing light-emitting diode chip, and light-emitting diode chip
JP2018029112A (en) Light-emitting diode chip manufacturing method and light-emitting diode chip
JP2018148015A (en) Manufacturing method of light-emitting diode chip and light-emitting diode chip
JP2018041782A (en) Light-emitting diode chip manufacturing method
JP2018148017A (en) Method for manufacturing light-emitting diode chip and light-emitting diode chip
JP2018029113A (en) Light-emitting diode chip manufacturing method
JP2018186167A (en) Method for manufacturing light-emitting diode chip and light-emitting diode chip

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190725

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20200629

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20200714

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20210126