JP2017514394A - マルチシンボルワードのための同期方法 - Google Patents

マルチシンボルワードのための同期方法 Download PDF

Info

Publication number
JP2017514394A
JP2017514394A JP2016563438A JP2016563438A JP2017514394A JP 2017514394 A JP2017514394 A JP 2017514394A JP 2016563438 A JP2016563438 A JP 2016563438A JP 2016563438 A JP2016563438 A JP 2016563438A JP 2017514394 A JP2017514394 A JP 2017514394A
Authority
JP
Japan
Prior art keywords
serial bus
symbols
protocol
ccie
code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP2016563438A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017514394A5 (enExample
Inventor
祥一郎 仙石
祥一郎 仙石
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2017514394A publication Critical patent/JP2017514394A/ja
Publication of JP2017514394A5 publication Critical patent/JP2017514394A5/ja
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4295—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using an embedded synchronisation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Studio Devices (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP2016563438A 2014-04-22 2015-04-10 マルチシンボルワードのための同期方法 Ceased JP2017514394A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201461982466P 2014-04-22 2014-04-22
US61/982,466 2014-04-22
US14/682,846 2015-04-09
US14/682,846 US9710424B2 (en) 2014-04-22 2015-04-09 Synchronization method for multi-symbol words
PCT/US2015/025464 WO2015164102A1 (en) 2014-04-22 2015-04-10 Synchronization method for multi-symbol words

Publications (2)

Publication Number Publication Date
JP2017514394A true JP2017514394A (ja) 2017-06-01
JP2017514394A5 JP2017514394A5 (enExample) 2018-05-17

Family

ID=54322156

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016563438A Ceased JP2017514394A (ja) 2014-04-22 2015-04-10 マルチシンボルワードのための同期方法

Country Status (7)

Country Link
US (1) US9710424B2 (enExample)
EP (1) EP3134820B1 (enExample)
JP (1) JP2017514394A (enExample)
KR (1) KR20160146786A (enExample)
CN (1) CN106462533A (enExample)
BR (1) BR112016024704A2 (enExample)
WO (1) WO2015164102A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10417172B2 (en) 2014-04-28 2019-09-17 Qualcomm Incorporated Sensors global bus
US9734121B2 (en) 2014-04-28 2017-08-15 Qualcomm Incorporated Sensors global bus
WO2019040360A1 (en) * 2017-08-24 2019-02-28 Qualcomm Incorporated GLOBAL SENSOR BUS
CN108334469A (zh) * 2017-12-20 2018-07-27 广州晶序达电子科技有限公司 一种高速差分串行数据传输的方法、系统和装置
US10901928B2 (en) * 2018-02-15 2021-01-26 United States Of America As Represented By The Secretary Of The Air Force Data access control in an open system architecture
EP4422995A1 (en) * 2021-10-26 2024-09-04 KONE Corporation Elevator communication system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000030314A1 (fr) * 1998-11-16 2000-05-25 Sega Enterprises, Ltd. Procede de transmission de donnees et systeme de jeu fonctionnant selon ledit procede
US20120166702A1 (en) * 2010-12-28 2012-06-28 Sony Corporation Electronic apparatus, method for controlling electronic apparatus, transmission apparatus, and reception apparatus

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7020729B2 (en) * 2002-05-16 2006-03-28 Intel Corporation Protocol independent data transmission interface
US6880026B2 (en) 2002-05-16 2005-04-12 International Business Machines Corporation Method and apparatus for implementing chip-to-chip interconnect bus initialization
US7689856B2 (en) * 2006-11-08 2010-03-30 Sicortex, Inc. Mesochronous clock system and method to minimize latency and buffer requirements for data transfer in a large multi-processor computing system
US7673084B2 (en) * 2007-02-20 2010-03-02 Infineon Technologies Ag Bus system and methods of operation using a combined data and synchronization line to communicate between bus master and slaves
US8291207B2 (en) * 2009-05-18 2012-10-16 Stmicroelectronics, Inc. Frequency and symbol locking using signal generated clock frequency and symbol identification
US9288032B2 (en) 2012-04-13 2016-03-15 Futurewei Technologies, Inc. Dynamic frame structure for synchronous time-division duplexing digital subscriber lines
US8898358B2 (en) * 2012-07-04 2014-11-25 International Business Machines Corporation Multi-protocol communication on an I2C bus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000030314A1 (fr) * 1998-11-16 2000-05-25 Sega Enterprises, Ltd. Procede de transmission de donnees et systeme de jeu fonctionnant selon ledit procede
US20120166702A1 (en) * 2010-12-28 2012-06-28 Sony Corporation Electronic apparatus, method for controlling electronic apparatus, transmission apparatus, and reception apparatus
JP2012142690A (ja) * 2010-12-28 2012-07-26 Sony Corp 電子機器、電子機器の制御方法、送信装置および受信装置

Also Published As

Publication number Publication date
EP3134820A1 (en) 2017-03-01
US20150301980A1 (en) 2015-10-22
EP3134820B1 (en) 2018-03-14
KR20160146786A (ko) 2016-12-21
WO2015164102A1 (en) 2015-10-29
CN106462533A (zh) 2017-02-22
US9710424B2 (en) 2017-07-18
BR112016024704A2 (pt) 2017-08-15

Similar Documents

Publication Publication Date Title
US9811499B2 (en) Transcoding and transmission over a serial bus
JP6625557B2 (ja) センサーグローバルバス
KR102445344B1 (ko) 시리얼 버스를 위한 수신 클록 캘리브레이션
JP2017520053A (ja) マルチプロトコルデバイスによって共有される動的調整可能なマルチラインバス
JP2017514394A (ja) マルチシンボルワードのための同期方法
CN105637495B (zh) 低功率相机控制接口总线和设备
JP2017510006A (ja) インバンド割込みを用いたカメラ制御インターフェース拡張
US20150234773A1 (en) Technique to avoid metastability condition and avoid unintentional state changes of legacy i2c devices on a multi-mode bus

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180327

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180327

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20190206

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190218

A045 Written measure of dismissal of application [lapsed due to lack of payment]

Free format text: JAPANESE INTERMEDIATE CODE: A045

Effective date: 20190701