JP2017513307A - N階乗またはcci拡張を用いた誤り訂正符号を使用するための方法 - Google Patents
N階乗またはcci拡張を用いた誤り訂正符号を使用するための方法 Download PDFInfo
- Publication number
- JP2017513307A JP2017513307A JP2016555970A JP2016555970A JP2017513307A JP 2017513307 A JP2017513307 A JP 2017513307A JP 2016555970 A JP2016555970 A JP 2016555970A JP 2016555970 A JP2016555970 A JP 2016555970A JP 2017513307 A JP2017513307 A JP 2017513307A
- Authority
- JP
- Japan
- Prior art keywords
- symbols
- sequence
- error correction
- correction code
- symbol
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/31—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining coding for error detection or correction and efficient use of the spectrum
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M5/00—Conversion of the form of the representation of individual digits
- H03M5/02—Conversion to or from representation by pulses
- H03M5/04—Conversion to or from representation by pulses the pulses having two levels
- H03M5/06—Code representation, e.g. transition, for a given bit cell depending only on the information in that bit cell
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M5/00—Conversion of the form of the representation of individual digits
- H03M5/02—Conversion to or from representation by pulses
- H03M5/04—Conversion to or from representation by pulses the pulses having two levels
- H03M5/14—Code representation, e.g. transition, for a given bit cell depending on the information in one or more adjacent bit cells, e.g. delay modulation code, double density code
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
- H04L1/0042—Encoding specially adapted to other signal generation operation, e.g. in order to reduce transmit distortions, jitter, or to improve signal shape
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L2001/0092—Error control systems characterised by the topology of the transmission link
- H04L2001/0094—Bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Power Engineering (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Dc Digital Transmission (AREA)
- Error Detection And Correction (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/214,285 US9319178B2 (en) | 2014-03-14 | 2014-03-14 | Method for using error correction codes with N factorial or CCI extension |
| US14/214,285 | 2014-03-14 | ||
| PCT/US2015/020531 WO2015138956A1 (en) | 2014-03-14 | 2015-03-13 | Method for using error correction codes with n factorial or cci extension |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2017513307A true JP2017513307A (ja) | 2017-05-25 |
| JP2017513307A5 JP2017513307A5 (enExample) | 2018-04-05 |
Family
ID=52815277
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016555970A Pending JP2017513307A (ja) | 2014-03-14 | 2015-03-13 | N階乗またはcci拡張を用いた誤り訂正符号を使用するための方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9319178B2 (enExample) |
| EP (1) | EP3117527B1 (enExample) |
| JP (1) | JP2017513307A (enExample) |
| KR (1) | KR20160133472A (enExample) |
| CN (1) | CN106105043B (enExample) |
| WO (1) | WO2015138956A1 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9519603B2 (en) * | 2013-09-09 | 2016-12-13 | Qualcomm Incorporated | Method and apparatus to enable multiple masters to operate in a single master bus architecture |
| US9710423B2 (en) * | 2014-04-02 | 2017-07-18 | Qualcomm Incorporated | Methods to send extra information in-band on inter-integrated circuit (I2C) bus |
| TWI690177B (zh) * | 2014-11-05 | 2020-04-01 | 日商新力股份有限公司 | 傳送裝置、傳送方法及通信系統 |
| US9880895B2 (en) | 2015-06-19 | 2018-01-30 | Qualcomm Incorporated | Serial interface with bit-level acknowledgement and error correction |
| US9654251B1 (en) * | 2015-12-03 | 2017-05-16 | Qualcomm Incorporated | Joint crosstalk-avoidance and error-correction coding for parallel data busses |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5421247A (en) * | 1977-07-19 | 1979-02-17 | Nec Corp | Coder for differential code |
| JP2003204316A (ja) * | 2002-01-08 | 2003-07-18 | Nec Corp | 通信システム及び通信方法 |
| JP2004173278A (ja) * | 2002-11-19 | 2004-06-17 | Hewlett-Packard Development Co Lp | 送信ノード、受信ノードおよびネットワ−クシステム |
| JP2007511118A (ja) * | 2003-10-22 | 2007-04-26 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 伝送媒体によってデータユニットを送り、受信する方法および装置 |
| JP2009060489A (ja) * | 2007-09-03 | 2009-03-19 | Panasonic Corp | 信号送信機、信号受信機及び多重差動伝送システム |
| JP2010263555A (ja) * | 2009-05-11 | 2010-11-18 | Mitsubishi Electric Corp | Fecフレーム構成装置および方法 |
| EP2403167A1 (en) * | 2010-06-30 | 2012-01-04 | Alcatel Lucent | Method of transmitting data via an optical transmission channel |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1326360B1 (en) * | 2002-01-08 | 2008-10-15 | Nec Corporation | Communication system and method using multilevel modulation |
| US7791507B2 (en) | 2005-12-19 | 2010-09-07 | Koninklijke Philips Electronics N.V. | Coder and a method of coding for codes with a parity-complementary word assignment having a constraint of d=1 , r=2 |
| US7844879B2 (en) | 2006-01-20 | 2010-11-30 | Marvell World Trade Ltd. | Method and system for error correction in flash memory |
| US7694204B2 (en) | 2006-03-09 | 2010-04-06 | Silicon Image, Inc. | Error detection in physical interfaces for point-to-point communications between integrated circuits |
| RU2479147C2 (ru) * | 2007-03-13 | 2013-04-10 | Сони Корпорейшн | Система передачи данных, устройство передачи, способ передачи, устройство приема и способ приема |
| EP2156555A4 (en) * | 2007-06-05 | 2013-07-24 | Rambus Inc | TECHNIQUES FOR MULTIPLE CODING WITH AN EMBEDDED CLOCK |
| WO2009108562A2 (en) | 2008-02-25 | 2009-09-03 | Rambus Inc. | Code-assisted error-detection technique |
| KR101283844B1 (ko) | 2009-06-19 | 2013-07-08 | 후지쯔 가부시끼가이샤 | 데이터 전송 방법, 코드 변환 회로 및 장치 |
| JP5472715B2 (ja) * | 2009-11-13 | 2014-04-16 | ソニー株式会社 | 符号化方法および装置、並びに復号方法および装置 |
| US8510487B2 (en) * | 2010-02-11 | 2013-08-13 | Silicon Image, Inc. | Hybrid interface for serial and parallel communication |
-
2014
- 2014-03-14 US US14/214,285 patent/US9319178B2/en not_active Expired - Fee Related
-
2015
- 2015-03-13 CN CN201580013406.6A patent/CN106105043B/zh not_active Expired - Fee Related
- 2015-03-13 WO PCT/US2015/020531 patent/WO2015138956A1/en not_active Ceased
- 2015-03-13 EP EP15715002.0A patent/EP3117527B1/en not_active Not-in-force
- 2015-03-13 KR KR1020167026731A patent/KR20160133472A/ko not_active Withdrawn
- 2015-03-13 JP JP2016555970A patent/JP2017513307A/ja active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5421247A (en) * | 1977-07-19 | 1979-02-17 | Nec Corp | Coder for differential code |
| JP2003204316A (ja) * | 2002-01-08 | 2003-07-18 | Nec Corp | 通信システム及び通信方法 |
| JP2004173278A (ja) * | 2002-11-19 | 2004-06-17 | Hewlett-Packard Development Co Lp | 送信ノード、受信ノードおよびネットワ−クシステム |
| JP2007511118A (ja) * | 2003-10-22 | 2007-04-26 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 伝送媒体によってデータユニットを送り、受信する方法および装置 |
| JP2009060489A (ja) * | 2007-09-03 | 2009-03-19 | Panasonic Corp | 信号送信機、信号受信機及び多重差動伝送システム |
| JP2010263555A (ja) * | 2009-05-11 | 2010-11-18 | Mitsubishi Electric Corp | Fecフレーム構成装置および方法 |
| EP2403167A1 (en) * | 2010-06-30 | 2012-01-04 | Alcatel Lucent | Method of transmitting data via an optical transmission channel |
Non-Patent Citations (1)
| Title |
|---|
| 水頭 一壽 他 KAZUTOSHI SUITO ET AL.: "Responsive Linkを用いた分散リアルタイムシステム向け高信頼な通信機構の設計と実装 Desi", 情報処理学会論文誌 論文誌ジャーナル VOL.53 NO.12 [CD−ROM] IPSJ JOURNAL, vol. 第53巻/第12号, JPN6018050869, December 2012 (2012-12-01), JP, pages 2728 - 2739, ISSN: 0003946148 * |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3117527B1 (en) | 2018-02-28 |
| CN106105043A (zh) | 2016-11-09 |
| KR20160133472A (ko) | 2016-11-22 |
| EP3117527A1 (en) | 2017-01-18 |
| US20150263823A1 (en) | 2015-09-17 |
| WO2015138956A1 (en) | 2015-09-17 |
| CN106105043B (zh) | 2019-11-22 |
| US9319178B2 (en) | 2016-04-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9673961B2 (en) | Multi-lane N-factorial (N!) and other multi-wire communication systems | |
| JP6059404B2 (ja) | N階乗デュアルデータレートクロックデータリカバリ | |
| US9313058B2 (en) | Compact and fast N-factorial single data rate clock and data recovery circuits | |
| US10089173B2 (en) | Error detection constants of symbol transition clocking transcoding | |
| US9735948B2 (en) | Multi-lane N-factorial (N!) and other multi-wire communication systems | |
| US20180054216A1 (en) | Flipped bits for error detection and correction for symbol transition clocking transcoding | |
| EP3117527B1 (en) | Method for using error correction codes with n factorial or cci extension | |
| CN109039553A (zh) | 信号检测方法、组件及显示装置 | |
| KR101688377B1 (ko) | 다중 와이어 데이터 신호들에 대한 클록 복원 회로 | |
| US20160149693A1 (en) | Symbol transition clocking clock and data recovery to suppress excess clock caused by symbol glitch during stable symbol period | |
| KR102520096B1 (ko) | 인코딩된 멀티-레인 n-팩토리얼 및 다른 멀티-와이어 통신 시스템들 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160915 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180221 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20180221 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20181217 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190104 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20190805 |