JP2015513737A5 - - Google Patents

Download PDF

Info

Publication number
JP2015513737A5
JP2015513737A5 JP2014558964A JP2014558964A JP2015513737A5 JP 2015513737 A5 JP2015513737 A5 JP 2015513737A5 JP 2014558964 A JP2014558964 A JP 2014558964A JP 2014558964 A JP2014558964 A JP 2014558964A JP 2015513737 A5 JP2015513737 A5 JP 2015513737A5
Authority
JP
Japan
Prior art keywords
gpu
instructions
execution model
pipeline topology
platform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014558964A
Other languages
English (en)
Japanese (ja)
Other versions
JP6077018B2 (ja
JP2015513737A (ja
Filing date
Publication date
Priority claimed from US13/777,663 external-priority patent/US9430807B2/en
Application filed filed Critical
Publication of JP2015513737A publication Critical patent/JP2015513737A/ja
Publication of JP2015513737A5 publication Critical patent/JP2015513737A5/ja
Application granted granted Critical
Publication of JP6077018B2 publication Critical patent/JP6077018B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2014558964A 2012-02-27 2013-02-27 異種ｃｐｕ−ｇｐｕ計算のための実行モデル Expired - Fee Related JP6077018B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201261603771P 2012-02-27 2012-02-27
US61/603,771 2012-02-27
US13/777,663 2013-02-26
US13/777,663 US9430807B2 (en) 2012-02-27 2013-02-26 Execution model for heterogeneous computing
PCT/US2013/028029 WO2013130614A1 (en) 2012-02-27 2013-02-27 Execution model for heterogeneous cpu-gpu computing

Publications (3)

Publication Number Publication Date
JP2015513737A JP2015513737A (ja) 2015-05-14
JP2015513737A5 true JP2015513737A5 (enExample) 2016-12-08
JP6077018B2 JP6077018B2 (ja) 2017-02-08

Family

ID=49002356

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014558964A Expired - Fee Related JP6077018B2 (ja) 2012-02-27 2013-02-27 異種ｃｐｕ−ｇｐｕ計算のための実行モデル

Country Status (5)

Country Link
US (1) US9430807B2 (enExample)
EP (1) EP2820540B1 (enExample)
JP (1) JP6077018B2 (enExample)
CN (1) CN104137070B (enExample)
WO (1) WO2013130614A1 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8972923B2 (en) * 2011-02-08 2015-03-03 Maxeler Technologies Ltd. Method and apparatus and software code for generating a hardware stream processor design
US9830163B2 (en) * 2012-06-08 2017-11-28 Advanced Micro Devices, Inc. Control flow in a heterogeneous computer system
US8966510B2 (en) * 2013-02-04 2015-02-24 International Business Machines Corporation Kernel execution for hybrid systems
US9256976B2 (en) * 2013-07-09 2016-02-09 Intel Corporation Techniques for extracting and displaying partially processed graphics information
US9740464B2 (en) * 2014-05-30 2017-08-22 Apple Inc. Unified intermediate representation
US10127499B1 (en) 2014-08-11 2018-11-13 Rigetti & Co, Inc. Operating a quantum processor in a heterogeneous computing architecture
WO2016068170A1 (ja) 2014-10-29 2016-05-06 日本ゼオン株式会社 共役ジエン重合体の製造方法
US9652817B2 (en) 2015-03-12 2017-05-16 Samsung Electronics Co., Ltd. Automated compute kernel fusion, resizing, and interleave
US9983857B2 (en) * 2015-06-16 2018-05-29 Architecture Technology Corporation Dynamic computational acceleration using a heterogeneous hardware infrastructure
US9972063B2 (en) * 2015-07-30 2018-05-15 International Business Machines Corporation Pipelined approach to fused kernels for optimization of machine learning workloads on graphical processing units
US10387988B2 (en) * 2016-02-26 2019-08-20 Google Llc Compiler techniques for mapping program code to a high performance, power efficient, programmable image processing hardware platform
EP3520041A4 (en) 2016-09-30 2020-07-29 Rigetti & Co., Inc. SIMULATION OF QUANTUM SYSTEMS WITH QUANTUM CALCULATION
CN106776014B (zh) * 2016-11-29 2020-08-18 科大讯飞股份有限公司 异构计算中的并行加速方法及系统
US10614541B2 (en) 2017-06-29 2020-04-07 Nvidia Corporation Hybrid, scalable CPU/GPU rigid body pipeline
US10726605B2 (en) * 2017-09-15 2020-07-28 Intel Corporation Method and apparatus for efficient processing of derived uniform values in a graphics processor
US10580190B2 (en) 2017-10-20 2020-03-03 Westghats Technologies Private Limited Graph based heterogeneous parallel processing system
US11163546B2 (en) * 2017-11-07 2021-11-02 Intel Corporation Method and apparatus for supporting programmatic control of a compiler for generating high-performance spatial hardware
CN110401598A (zh) * 2018-04-25 2019-11-01 中国移动通信集团设计院有限公司 管线拓扑自动发现方法、装置及系统
EP3794520A4 (en) 2018-05-18 2022-03-23 Rigetti & Co. LLC COMPUTING PLATFORM WITH HETEROGENOUS QUANTUM PROCESSORS
WO2020140257A1 (en) * 2019-01-04 2020-07-09 Baidu.Com Times Technology (Beijing) Co., Ltd. Method and system for validating kernel objects to be executed by a data processing accelerator of a host system
US10997686B2 (en) * 2019-01-09 2021-05-04 Intel Corporation Workload scheduling and distribution on a distributed graphics device
CN111159897B (zh) * 2019-12-31 2023-11-03 新奥数能科技有限公司 基于系统建模应用的目标优化方法和装置
CN114330689B (zh) * 2021-12-29 2025-02-07 北京字跳网络技术有限公司 数据处理方法、装置、电子设备及存储介质
US20240095024A1 (en) * 2022-06-09 2024-03-21 Nvidia Corporation Program code versions

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6578197B1 (en) * 1998-04-08 2003-06-10 Silicon Graphics, Inc. System and method for high-speed execution of graphics application programs including shading language instructions
JP2004171234A (ja) * 2002-11-19 2004-06-17 Toshiba Corp マルチプロセッサシステムにおけるタスク割り付け方法、タスク割り付けプログラム及びマルチプロセッサシステム
US7370156B1 (en) * 2004-11-04 2008-05-06 Panta Systems, Inc. Unity parallel processing system and method
US20080204468A1 (en) 2007-02-28 2008-08-28 Wenlong Li Graphics processor pipelined reduction operations
US9354944B2 (en) 2009-07-27 2016-05-31 Advanced Micro Devices, Inc. Mapping processing logic having data-parallel threads across processors
US20110043518A1 (en) * 2009-08-21 2011-02-24 Nicolas Galoppo Von Borries Techniques to store and retrieve image data
US8854381B2 (en) * 2009-09-03 2014-10-07 Advanced Micro Devices, Inc. Processing unit that enables asynchronous task dispatch
US10169072B2 (en) * 2009-09-23 2019-01-01 Nvidia Corporation Hardware for parallel command list generation
US8669990B2 (en) * 2009-12-31 2014-03-11 Intel Corporation Sharing resources between a CPU and GPU
JP5017410B2 (ja) * 2010-03-26 2012-09-05 株式会社東芝 ソフトウェア変換プログラム、および、計算機システム
US20110289519A1 (en) 2010-05-21 2011-11-24 Frost Gary R Distributing workloads in a computing platform
US8782645B2 (en) 2011-05-11 2014-07-15 Advanced Micro Devices, Inc. Automatic load balancing for heterogeneous cores
US8683468B2 (en) 2011-05-16 2014-03-25 Advanced Micro Devices, Inc. Automatic kernel migration for heterogeneous cores
US10013731B2 (en) 2011-06-30 2018-07-03 Intel Corporation Maximizing parallel processing in graphics processors

Similar Documents

Publication Publication Date Title
JP2015513737A5 (enExample)
JP2015513715A5 (enExample)
CN113474059B (zh) 用于事件检测的分辨率提升
MY174573A (en) Controlling an order for processing data elements during vector processing
JP2016519803A5 (enExample)
KR20140002788A (ko) 커서 제어 방법
JP2013504127A5 (enExample)
JP2015535121A5 (enExample)
JP2019532364A5 (enExample)
JP2015511737A5 (enExample)
JP2017516207A5 (enExample)
SG10201800154RA (en) Executing computational graphs on graphics processing units
JP2015505091A5 (enExample)
CA3016585C (en) MANAGING PREDICTIVE MODELS BASED ON AN ASSET'S LOCATION
CN108140234A (zh) 基于命令流标记的gpu操作算法选择
JP2016514296A5 (enExample)
WO2014160556A3 (en) Populating localized fast bulk storage in a multi-node computer system
JP2020537227A5 (enExample)
JP2014522521A5 (enExample)
CN106575219A8 (zh) 针对用于处理运算的向量格式的指令和逻辑技术领域
CN106776455B (zh) 一种单机多gpu通信的方法及装置
JP2019509555A5 (enExample)
JP2020525827A5 (enExample)
JP2017532634A5 (enExample)
CN106462426A (zh) 用于图形处理单元的组合计算任务