JP2015512585A5 - - Google Patents

Download PDF

Info

Publication number
JP2015512585A5
JP2015512585A5 JP2015503189A JP2015503189A JP2015512585A5 JP 2015512585 A5 JP2015512585 A5 JP 2015512585A5 JP 2015503189 A JP2015503189 A JP 2015503189A JP 2015503189 A JP2015503189 A JP 2015503189A JP 2015512585 A5 JP2015512585 A5 JP 2015512585A5
Authority
JP
Japan
Prior art keywords
parity
shift register
digit
encoder module
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015503189A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015512585A (ja
JP5978382B2 (ja
Filing date
Publication date
Priority claimed from US13/430,222 external-priority patent/US8949703B2/en
Application filed filed Critical
Publication of JP2015512585A publication Critical patent/JP2015512585A/ja
Publication of JP2015512585A5 publication Critical patent/JP2015512585A5/ja
Application granted granted Critical
Publication of JP5978382B2 publication Critical patent/JP5978382B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015503189A 2012-03-26 2012-11-26 非バイナリ線形ブロックコードの並列符号化 Active JP5978382B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/430,222 2012-03-26
US13/430,222 US8949703B2 (en) 2012-03-26 2012-03-26 Parallel encoding for non-binary linear block code
PCT/US2012/066554 WO2013147935A1 (en) 2012-03-26 2012-11-26 Parallel encoding for non-binary linear block code

Publications (3)

Publication Number Publication Date
JP2015512585A JP2015512585A (ja) 2015-04-27
JP2015512585A5 true JP2015512585A5 (enExample) 2015-12-17
JP5978382B2 JP5978382B2 (ja) 2016-08-24

Family

ID=47470125

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015503189A Active JP5978382B2 (ja) 2012-03-26 2012-11-26 非バイナリ線形ブロックコードの並列符号化

Country Status (6)

Country Link
US (1) US8949703B2 (enExample)
EP (1) EP2831999B1 (enExample)
JP (1) JP5978382B2 (enExample)
KR (1) KR101930583B1 (enExample)
CN (1) CN104247274B (enExample)
WO (1) WO2013147935A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102820892B (zh) * 2012-06-20 2016-06-01 记忆科技(深圳)有限公司 一种用于并行bch编码的电路、编码器及方法
US20150363263A1 (en) * 2014-06-12 2015-12-17 HGST Netherlands B.V. ECC Encoder Using Partial-Parity Feedback
US11611359B2 (en) 2015-05-29 2023-03-21 SK Hynix Inc. Data storage device
KR20180059150A (ko) * 2016-11-25 2018-06-04 에스케이하이닉스 주식회사 1 클럭 인코딩이 가능한 에러 정정 코드 인코더 및 에러 정정 코드 인코딩 방법과, 그리고 그 에러 정정 코드 인코더를 포함하는 메모리 컨트롤러
US11515897B2 (en) 2015-05-29 2022-11-29 SK Hynix Inc. Data storage device
KR102285940B1 (ko) 2015-05-29 2021-08-05 에스케이하이닉스 주식회사 데이터 처리 회로, 데이터 처리 회로를 포함하는 데이터 저장 장치 및 그것의 동작 방법
US10396827B2 (en) 2015-09-25 2019-08-27 SK Hynix Inc. Data storage device
US11177835B2 (en) 2015-09-25 2021-11-16 SK Hynix Inc. Data storage device
KR102683471B1 (ko) * 2021-05-07 2024-07-11 한국전자통신연구원 병렬 리드솔로몬 부호화 장치 및 방법

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4293951A (en) * 1979-03-16 1981-10-06 Communications Satellite Corporation Method and apparatus for encoding/decoding a convolutional code to a periodic convolutional code block
US4410989A (en) * 1980-12-11 1983-10-18 Cyclotomics, Inc. Bit serial encoder
US4777635A (en) * 1986-08-08 1988-10-11 Data Systems Technology Corp. Reed-Solomon code encoder and syndrome generator circuit
DE69315018T2 (de) * 1992-08-21 1998-04-30 Koninkl Philips Electronics Nv Hardware-effizientes Verfahren und Anordnung zur Kodierung von BCH-Kodes und insbesondere Reed-Solomon-Kodes
US5383204A (en) * 1993-06-29 1995-01-17 Mitsubishi Semiconductor America, Inc. Parallel encoding apparatus and method implementing cyclic redundancy check and Reed-Solomon codes
EP1018220B1 (en) * 1998-08-06 2007-07-25 Samsung Electronics Co., Ltd. Channel encoding/decoding in communication system
US6493845B1 (en) 1999-06-21 2002-12-10 Maxtor Corporation Parallel input output combined system for producing error correction code redundancy symbols and error syndromes
JP4295871B2 (ja) * 1999-09-24 2009-07-15 株式会社東芝 誤り訂正復号器
WO2001076077A2 (en) * 2000-03-31 2001-10-11 Ted Szymanski Transmitter, receiver, and coding scheme to increase data rate and decrease bit error rate of an optical data link
US6895545B2 (en) * 2002-01-28 2005-05-17 Broadcom Corporation System and method for generating cyclic codes for error control in digital communications
JP2004208282A (ja) * 2002-12-09 2004-07-22 Sony Corp データ処理装置
KR101238108B1 (ko) * 2004-01-15 2013-02-27 퀄컴 인코포레이티드 리드-솔로몬 인코딩 및 디코딩을 수행하는 방법 및 장치
US7565594B2 (en) * 2004-08-26 2009-07-21 Alcatel-Lucent Usa Inc. Method and apparatus for detecting a packet error in a wireless communications system with minimum overhead using embedded error detection capability of turbo code
US7395492B2 (en) * 2004-09-13 2008-07-01 Lucent Technologies Inc. Method and apparatus for detecting a packet error in a wireless communications system with minimum overhead using tail bits in turbo code
US7600176B2 (en) * 2006-03-07 2009-10-06 Broadcom Corporation Performing multiple Reed-Solomon (RS) software error correction coding (ECC) Galois field computations simultaneously
US7831895B2 (en) * 2006-07-25 2010-11-09 Communications Coding Corporation Universal error control coding system for digital communication and data storage systems
KR20080052039A (ko) * 2006-12-07 2008-06-11 삼성전자주식회사 순환 중복 검사에 의한 정정 에러를 검사하는 방법 및 그장치
US8286059B1 (en) * 2007-01-08 2012-10-09 Marvell International Ltd. Word-serial cyclic code encoder
US8151172B2 (en) * 2008-07-10 2012-04-03 Lsi Corporation Adjustable error-correction for a reed solomon encoder/decoder
CN101834615B (zh) * 2009-03-12 2012-12-26 高通创锐讯通讯科技(上海)有限公司 里德-索罗蒙编码器实现方法
JP5500357B2 (ja) * 2010-03-31 2014-05-21 ソニー株式会社 符号化装置、および符号化方法
CN102231631B (zh) * 2011-06-20 2018-08-07 深圳市中兴微电子技术有限公司 Rs编码器的编码方法及rs编码器

Similar Documents

Publication Publication Date Title
JP2015512585A5 (enExample)
US10979214B2 (en) Secure hash algorithm implementation
CN102231102B (zh) 基于余数系统的rsa密码处理方法及协处理器
JP5978382B2 (ja) 非バイナリ線形ブロックコードの並列符号化
Rote et al. High performance SHA-2 core using the round pipelined technique
WO2023134130A1 (zh) 伽罗华域乘法器及纠删编解码系统
CN100470464C (zh) 基于改进的蒙哥马利算法的模乘器
CN102510329B (zh) 一种乘法器及其控制方法
CN102231101B (zh) 一种除法器及除法处理方法
CN102184086B (zh) 一种Booth编码器及乘法器
JP2000004169A (ja) Ｃｒｃ演算方法及びｃｒｃ演算回路
CN102282536A (zh) 非线性反馈移位寄存器以及用于非线性签名生成的方法
TW201134100A (en) (Xiu-accumulator) adder circuit and Xiu-accumulator circuit using the same
TW201506779A (zh) 邏輯運算裝置
Mohamed Asan Basiri et al. Efficient hardware-software codesigns of AES encryptor and RS-BCH encoder
CN116472676A (zh) 一种安全散列算法的数据压缩电路和芯片
CN102270110A (zh) 一种改进的基16Booth编码器
ATE494687T1 (de) Integrierte schaltung zum codieren von daten
RU2402803C2 (ru) Способ и устройство суммирования двоично-десятичных чисел
Shukla et al. Application of CSMT gate for efficient reversible realization of binary to gray code converter circuit
CN103077005B (zh) 一种串并结合的素域GF(p)大数模乘器电路
CN111813452A (zh) 用于执行散列算法的运算电路、芯片和计算装置
US20190319643A1 (en) Reed solomon decoder and semiconductor device including the same
Tuan et al. Three-stage pipeline implementation for SHA2 using data forwarding
Mahmoud et al. LFSR based low complexity montgomery multiplier in GF (2 m) for a class of fields