JP2015018558A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2015018558A5 JP2015018558A5 JP2014143456A JP2014143456A JP2015018558A5 JP 2015018558 A5 JP2015018558 A5 JP 2015018558A5 JP 2014143456 A JP2014143456 A JP 2014143456A JP 2014143456 A JP2014143456 A JP 2014143456A JP 2015018558 A5 JP2015018558 A5 JP 2015018558A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- arbitration
- value
- circuit
- inputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 12
- 238000004891 communication Methods 0.000 claims description 9
- 238000012545 processing Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 241001522296 Erithacus rubecula Species 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/940,915 | 2013-07-12 | ||
| US13/940,915 US9514074B2 (en) | 2009-02-13 | 2013-07-12 | Single cycle arbitration within an interconnect |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2015018558A JP2015018558A (ja) | 2015-01-29 |
| JP2015018558A5 true JP2015018558A5 (enExample) | 2018-12-13 |
| JP6450536B2 JP6450536B2 (ja) | 2019-01-09 |
Family
ID=52258093
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014143456A Expired - Fee Related JP6450536B2 (ja) | 2013-07-12 | 2014-07-11 | 単一サイクルの調停 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP6450536B2 (enExample) |
| CN (1) | CN104283544B (enExample) |
| TW (1) | TWI617920B (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6582598B2 (ja) * | 2015-06-19 | 2019-10-02 | コニカミノルタ株式会社 | 調停回路 |
| CN112219197B (zh) | 2019-03-08 | 2024-01-23 | 御眼视觉技术有限公司 | 基于优先级的共享资源访问管理 |
| TWI817039B (zh) * | 2020-09-08 | 2023-10-01 | 以色列商無比視視覺科技有限公司 | 用以管理多個啟動器存取共享資源之方法及系統以及相關電腦程式產品 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5710549A (en) * | 1994-09-30 | 1998-01-20 | Tandem Computers Incorporated | Routing arbitration for shared resources |
| US5530378A (en) * | 1995-04-26 | 1996-06-25 | Xilinx, Inc. | Cross point interconnect structure with reduced area |
| JP2001053800A (ja) * | 1999-08-11 | 2001-02-23 | Mitsubishi Heavy Ind Ltd | クロスバスイッチ |
| JP2002063130A (ja) * | 2000-08-23 | 2002-02-28 | Nec Corp | バス調停システム |
| US7424013B1 (en) * | 2001-12-20 | 2008-09-09 | Applied Micro Circuits Corporation | System and method for granting arbitrated bids in the switching of information |
| US7426216B2 (en) * | 2002-11-21 | 2008-09-16 | Rmi Corporation | Advanced telecommunications router and crossbar switch controller |
| US7269682B2 (en) * | 2005-08-11 | 2007-09-11 | P.A. Semi, Inc. | Segmented interconnect for connecting multiple agents in a system |
| JP5270077B2 (ja) * | 2006-08-18 | 2013-08-21 | 富士通株式会社 | 調停回路、クロスバ、リクエスト選択方法、及び情報処理装置 |
| JP2008269555A (ja) * | 2007-03-28 | 2008-11-06 | Mitsubishi Electric Corp | バス装置 |
| JP2010108275A (ja) * | 2008-10-30 | 2010-05-13 | Mitsubishi Electric Corp | バス制御装置 |
| US8230152B2 (en) * | 2009-02-13 | 2012-07-24 | The Regents Of The University Of Michigan | Crossbar circuitry and method of operation of such crossbar circuitry |
| JP5816063B2 (ja) * | 2010-11-18 | 2015-11-17 | ザ リージェンツ オブ ザ ユニバーシティ オブ ミシガンThe Regents of the University of Michigan | 適応型優先順位スキームを適用するためのクロスバー回路、およびそのようなクロスバー回路の動作方法 |
| CN102629913B (zh) * | 2012-04-11 | 2014-12-24 | 浙江大学 | 适用于全局异步局部同步片上互连网络的路由器装置 |
-
2014
- 2014-05-22 TW TW103117931A patent/TWI617920B/zh active
- 2014-07-07 CN CN201410321183.7A patent/CN104283544B/zh not_active Expired - Fee Related
- 2014-07-11 JP JP2014143456A patent/JP6450536B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10037295B2 (en) | Apparatus and methods for generating a selection signal to perform an arbitration in a single cycle between multiple signal inputs having respective data to send | |
| US9954771B1 (en) | Packet distribution with prefetch in a parallel processing network device | |
| US9479455B2 (en) | Simultaneous transfers from a single input link to multiple output links with a timesliced crossbar | |
| KR20100004048A (ko) | 버스 브리지를 위한 액세스 테이블 조회 | |
| JP6450536B2 (ja) | 単一サイクルの調停 | |
| US20130097350A1 (en) | Qos based dynamic execution engine selection | |
| JP2010539837A (ja) | 待ち行列形成方法 | |
| JP2018518773A (ja) | イベント発生装置 | |
| JP2015018558A5 (enExample) | ||
| KR20170072645A (ko) | 프로세서 및 프로세서에서 데이터를 처리하는 방법 | |
| US9294301B2 (en) | Selecting between contending data packets to limit latency differences between sources | |
| CN106330741A (zh) | 一种报文传输方法和装置 | |
| JP2013542520A (ja) | ストリームトランザクションに関連する情報に基づくストリームトランザクションのアービトレーション | |
| US7127540B2 (en) | Apparatus and method for controlling frequency of bus use | |
| US6937133B2 (en) | Apparatus and method for resource arbitration | |
| US20230185735A1 (en) | Packet processing system, method and device utilizing a port client chain | |
| RU2553093C1 (ru) | Устройство поиска информации | |
| JP2009543183A (ja) | 調停を実行する方法及び装置 | |
| US11520941B2 (en) | Dual level management | |
| US11030127B2 (en) | Multi-threaded architecture for memory controller data paths | |
| JP2001290762A (ja) | デジタル・システム及び方法 | |
| US20150363448A1 (en) | Method of, and a device for updating a multiple-processing entity packet management system, and associated computer program product | |
| RU2684581C2 (ru) | Способ стохастической диспетчеризации очередей коммутатора и устройство, его реализующее | |
| US11228457B2 (en) | Priority-arbitrated access to a set of one or more computational engines | |
| US10146710B1 (en) | Multiple input multiple output arbiter device |