JP2014006902A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2014006902A5 JP2014006902A5 JP2013127611A JP2013127611A JP2014006902A5 JP 2014006902 A5 JP2014006902 A5 JP 2014006902A5 JP 2013127611 A JP2013127611 A JP 2013127611A JP 2013127611 A JP2013127611 A JP 2013127611A JP 2014006902 A5 JP2014006902 A5 JP 2014006902A5
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- location
- ram
- nvm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000004044 response Effects 0.000 claims 3
- 238000000034 method Methods 0.000 claims 2
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/530,169 US20130346680A1 (en) | 2012-06-22 | 2012-06-22 | Emulated electrically erasable memory having an address ram for data stored in flash memory |
| US13/530,169 | 2012-06-22 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2014006902A JP2014006902A (ja) | 2014-01-16 |
| JP2014006902A5 true JP2014006902A5 (https=) | 2016-08-04 |
Family
ID=49775424
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013127611A Pending JP2014006902A (ja) | 2012-06-22 | 2013-06-18 | フラッシュメモリ内に記憶されるデータのためのアドレスramを有するエミュレート電気的消去可能メモリ |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20130346680A1 (https=) |
| JP (1) | JP2014006902A (https=) |
| CN (1) | CN103514953B (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9563491B2 (en) * | 2014-09-12 | 2017-02-07 | Nxp Usa, Inc. | High voltage failure recovery for emulated electrically erasable (EEE) memory system |
| US9996458B1 (en) * | 2017-07-12 | 2018-06-12 | Nxp Usa, Inc. | Memory sector retirement in a non-volatile memory |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06150673A (ja) * | 1992-11-12 | 1994-05-31 | Casio Electron Mfg Co Ltd | 不揮発メモリのアクセス制御装置 |
| US7130958B2 (en) * | 2003-12-02 | 2006-10-31 | Super Talent Electronics, Inc. | Serial interface to flash-memory chip using PCI-express-like packets and packed data for partial-page writes |
| JP4439096B2 (ja) * | 2000-08-28 | 2010-03-24 | 株式会社東芝 | メモリカード及び同カードに適用されるアドレス変換方法 |
| TWI282140B (en) * | 2005-11-10 | 2007-06-01 | Realtek Semiconductor Corp | Display controller and method for updating parameters of the same |
| JP2007199828A (ja) * | 2006-01-24 | 2007-08-09 | Matsushita Electric Ind Co Ltd | 不揮発性記憶装置およびそのアドレス管理方法 |
| JP2008287398A (ja) * | 2007-05-16 | 2008-11-27 | Toshiba Corp | 主記憶装置、主記憶装置の制御方法、およびこの主記憶装置を用いた情報処理装置 |
| JP2009003783A (ja) * | 2007-06-22 | 2009-01-08 | Toshiba Corp | 不揮発性メモリの制御装置及び制御方法及び記憶装置 |
| TWI457940B (zh) * | 2009-05-15 | 2014-10-21 | Macronix Int Co Ltd | 區塊為基礎快閃記憶體之位元組存取 |
| US8271719B2 (en) * | 2009-10-29 | 2012-09-18 | Freescale Semiconductor, Inc. | Non-volatile memory controller device and method therefor |
| JP2012128816A (ja) * | 2010-12-17 | 2012-07-05 | Toshiba Corp | メモリシステム |
-
2012
- 2012-06-22 US US13/530,169 patent/US20130346680A1/en not_active Abandoned
-
2013
- 2013-06-18 JP JP2013127611A patent/JP2014006902A/ja active Pending
- 2013-06-21 CN CN201310247508.7A patent/CN103514953B/zh not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2013042880A3 (ko) | 다양한 블록 크기를 지원하는 주소 사상을 사용하여 플래시 메모리 내에 데이터를 저장하는 방법 및 장치 | |
| EP4528734A3 (en) | Systems and methods for memory system management based on thermal information of a memory system | |
| GB2556458A (en) | Address caching in switches | |
| JP2016161893A5 (https=) | ||
| EP2426607A3 (en) | System and method of host request mapping | |
| TW200745858A (en) | Unified memory and controller | |
| JP2014199583A5 (https=) | ||
| TWI456392B (zh) | 用於動態記憶體快取大小調整之方法及執行該方法之記憶體裝置 | |
| JP2010068509A5 (https=) | ||
| TW200951716A (en) | Memory system | |
| JP2009037619A5 (https=) | ||
| WO2010096263A3 (en) | Atomic-operation coalescing technique in multi-chip systems | |
| GB2518079A (en) | Bad block management mechanism | |
| JP2015505091A5 (https=) | ||
| EP2804109A3 (en) | Computer system, server module, and storage module | |
| JP2014164769A5 (https=) | ||
| JP2012252576A5 (https=) | ||
| WO2006085324A3 (en) | Nand flash memory system architecture | |
| WO2008050337A3 (en) | Erase history-based flash writing method | |
| JP2014021859A5 (https=) | ||
| JP2017027244A5 (https=) | ||
| JP2015064758A5 (https=) | ||
| EP2790108A3 (en) | Information processing apparatus, memory control device, data transfer control method, and data transfer control program | |
| IN2014KN00786A (https=) | ||
| WO2017028296A8 (en) | Solid state storage device with quick boot from nand media |