JP2013206309A5 - - Google Patents

Download PDF

Info

Publication number
JP2013206309A5
JP2013206309A5 JP2012076774A JP2012076774A JP2013206309A5 JP 2013206309 A5 JP2013206309 A5 JP 2013206309A5 JP 2012076774 A JP2012076774 A JP 2012076774A JP 2012076774 A JP2012076774 A JP 2012076774A JP 2013206309 A5 JP2013206309 A5 JP 2013206309A5
Authority
JP
Japan
Prior art keywords
power
clock
initialization
supply
control means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012076774A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013206309A (ja
JP5936415B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2012076774A priority Critical patent/JP5936415B2/ja
Priority claimed from JP2012076774A external-priority patent/JP5936415B2/ja
Priority to US13/841,464 priority patent/US9360921B2/en
Priority to CN201310109180.2A priority patent/CN103365263B/zh
Publication of JP2013206309A publication Critical patent/JP2013206309A/ja
Publication of JP2013206309A5 publication Critical patent/JP2013206309A5/ja
Application granted granted Critical
Publication of JP5936415B2 publication Critical patent/JP5936415B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2012076774A 2012-03-29 2012-03-29 半導体集積回路、情報処理装置および制御方法 Active JP5936415B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2012076774A JP5936415B2 (ja) 2012-03-29 2012-03-29 半導体集積回路、情報処理装置および制御方法
US13/841,464 US9360921B2 (en) 2012-03-29 2013-03-15 Semiconductor integrated circuit, information processing apparatus, and control method
CN201310109180.2A CN103365263B (zh) 2012-03-29 2013-03-29 半导体集成电路、信息处理装置和控制方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012076774A JP5936415B2 (ja) 2012-03-29 2012-03-29 半導体集積回路、情報処理装置および制御方法

Publications (3)

Publication Number Publication Date
JP2013206309A JP2013206309A (ja) 2013-10-07
JP2013206309A5 true JP2013206309A5 (enExample) 2016-02-04
JP5936415B2 JP5936415B2 (ja) 2016-06-22

Family

ID=49236717

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012076774A Active JP5936415B2 (ja) 2012-03-29 2012-03-29 半導体集積回路、情報処理装置および制御方法

Country Status (3)

Country Link
US (1) US9360921B2 (enExample)
JP (1) JP5936415B2 (enExample)
CN (1) CN103365263B (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6224994B2 (ja) * 2013-11-01 2017-11-01 キヤノン株式会社 情報処理装置およびその制御方法
JP6513463B2 (ja) * 2015-04-17 2019-05-15 ルネサスエレクトロニクス株式会社 半導体集積回路
US10152112B2 (en) * 2015-06-10 2018-12-11 Sonics, Inc. Power manager with a power switch arbitrator
TWI604326B (zh) * 2016-10-27 2017-11-01 財團法人工業技術研究院 基於fpga之系統功率評估裝置與方法
GB2569537B (en) * 2017-12-18 2020-02-26 Advanced Risc Mach Ltd A technique for managing power domains in an integrated circuit
KR102663815B1 (ko) * 2018-06-01 2024-05-07 삼성전자주식회사 컴퓨팅 장치 및 이의 동작 방법
US12019494B2 (en) * 2022-06-29 2024-06-25 Microsoft Technology Licensing, Llc Domain clock and power activation control circuit to reduce voltage droop and related methods

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4245150A (en) 1979-02-26 1981-01-13 International Business Machines Corporation Power line disturbance detector circuit
US5664089A (en) 1994-04-26 1997-09-02 Unisys Corporation Multiple power domain power loss detection and interface disable
JP3437174B2 (ja) 2001-04-12 2003-08-18 沖電気工業株式会社 省電力化集積回路および省電力化集積回路の制御方法
JP3595799B2 (ja) 2002-02-28 2004-12-02 松下電器産業株式会社 半導体集積回路及びそのリセット方法
US6586969B1 (en) * 2002-03-25 2003-07-01 Lsi Logic Corporation Method and system for synchronously initializing digital logic circuits
US7659746B2 (en) * 2005-02-14 2010-02-09 Qualcomm, Incorporated Distributed supply current switch circuits for enabling individual power domains
JP2006331107A (ja) * 2005-05-26 2006-12-07 Matsushita Electric Ind Co Ltd 電力管理回路、及び電子回路
JP2009054031A (ja) * 2007-08-28 2009-03-12 Toshiba Corp リセット制御装置
US8493109B2 (en) * 2010-03-31 2013-07-23 Qualcomm Incorporated System and method to control a power on reset signal
JPWO2012132020A1 (ja) * 2011-03-31 2014-07-24 富士通株式会社 情報処理システム、システム管理装置、集積回路

Similar Documents

Publication Publication Date Title
JP2013206309A5 (enExample)
US9542267B2 (en) Enhanced recovery mechanisms
JP2010086068A5 (enExample)
JP2010511367A5 (enExample)
JP2009295144A5 (enExample)
TW200802561A (en) Control device and method for a substrate processing apparatus
RU2015102081A (ru) Способ, устройство и система для подсчета расхода электроэнергии
WO2009008411A1 (ja) 電子機器及びその制御方法
JP2010529548A5 (enExample)
NZ702788A (en) On board unit with power management
JP2014124809A5 (enExample)
JP2017525047A5 (enExample)
TW200731073A (en) Semiconductor apparatus
US9360921B2 (en) Semiconductor integrated circuit, information processing apparatus, and control method
JP2015005236A5 (enExample)
JP2013182312A5 (enExample)
JP2016024660A5 (ja) 情報処理装置、情報処理装置の制御方法、印刷装置およびプログラム
JP2012176610A5 (enExample)
JP2013014082A5 (enExample)
WO2016076854A1 (en) Server node shutdown
EP1577180A4 (en) ANTI-THEFT
JP2018015914A5 (enExample)
US10234498B2 (en) Automated test equipment for testing a device under test and method for testing a device under test
US9104390B2 (en) Information processing apparatus and method of controlling information processing apparatus
EP3223107A3 (en) Temperature controller, electronic device having the same and control method thereof