JP2013097858A - デジタル入力検出器および関連する適応型電源 - Google Patents

デジタル入力検出器および関連する適応型電源 Download PDF

Info

Publication number
JP2013097858A
JP2013097858A JP2012181345A JP2012181345A JP2013097858A JP 2013097858 A JP2013097858 A JP 2013097858A JP 2012181345 A JP2012181345 A JP 2012181345A JP 2012181345 A JP2012181345 A JP 2012181345A JP 2013097858 A JP2013097858 A JP 2013097858A
Authority
JP
Japan
Prior art keywords
input
coupled
transistor
digital input
adaptive power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP2012181345A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013097858A5 (enExample
Inventor
H Fischer Jonathan
エッチ フィッシャー ジョナサン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LSI Corp
Original Assignee
LSI Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LSI Corp filed Critical LSI Corp
Publication of JP2013097858A publication Critical patent/JP2013097858A/ja
Publication of JP2013097858A5 publication Critical patent/JP2013097858A5/ja
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/02—Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
    • G11B5/09—Digital recording
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/84—Processes or apparatus specially adapted for manufacturing record carriers

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)
JP2012181345A 2011-11-01 2012-08-20 デジタル入力検出器および関連する適応型電源 Ceased JP2013097858A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/286,718 2011-11-01
US13/286,718 US8953267B2 (en) 2011-11-01 2011-11-01 Digital input detector and associated adaptive power supply

Publications (2)

Publication Number Publication Date
JP2013097858A true JP2013097858A (ja) 2013-05-20
JP2013097858A5 JP2013097858A5 (enExample) 2015-09-24

Family

ID=47594226

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012181345A Ceased JP2013097858A (ja) 2011-11-01 2012-08-20 デジタル入力検出器および関連する適応型電源

Country Status (6)

Country Link
US (1) US8953267B2 (enExample)
EP (1) EP2590166A1 (enExample)
JP (1) JP2013097858A (enExample)
KR (1) KR20130048136A (enExample)
CN (1) CN103092235B (enExample)
TW (1) TW201320092A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019054588A (ja) * 2017-09-13 2019-04-04 株式会社バッファロー 電子機器

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8953267B2 (en) 2011-11-01 2015-02-10 Lsi Corporation Digital input detector and associated adaptive power supply
CN113951849B (zh) * 2021-11-02 2024-02-13 华润微电子控股有限公司 生物信号采集电路及鼠标

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04321317A (ja) * 1990-03-30 1992-11-11 Texas Instr Inc <Ti> 基準電圧発生回路
JP2004112666A (ja) * 2002-09-20 2004-04-08 Toshiba Corp 半導体集積回路
JP2008117176A (ja) * 2006-11-06 2008-05-22 Seiko Instruments Inc 電圧制御回路

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5300837A (en) 1992-09-17 1994-04-05 At&T Bell Laboratories Delay compensation technique for buffers
US5381062A (en) 1993-10-28 1995-01-10 At&T Corp. Multi-voltage compatible bidirectional buffer
US5465054A (en) 1994-04-08 1995-11-07 Vivid Semiconductor, Inc. High voltage CMOS logic using low voltage CMOS process
US5847576A (en) * 1996-11-07 1998-12-08 Lucent Technologies Inc. Low power, variable logic threshold voltage, logic gates
US5896044A (en) * 1997-12-08 1999-04-20 Lucent Technologies, Inc. Universal logic level shifting circuit and method
US6023429A (en) * 1998-06-05 2000-02-08 Micron Technology, Inc. Method and apparatus for generating a signal with a voltage insensitive or controlled delay
US6097179A (en) * 1999-03-08 2000-08-01 Texas Instruments Incorporated Temperature compensating compact voltage regulator for integrated circuit device
US6252437B1 (en) * 1999-10-07 2001-06-26 Agere Systems Guardian Corp. Circuit and method for reducing a propagation delay associated with a comparator and a comparator employing the same
US6441670B1 (en) 2001-08-15 2002-08-27 International Business Machines Corporation 5V-tolerant receiver for low voltage CMOS technologies
US7164305B2 (en) 2004-06-08 2007-01-16 Stmicroelectronics Pvt. Ltd. High-voltage tolerant input buffer circuit
US7466200B2 (en) * 2004-10-06 2008-12-16 Agere Systems Inc. Composite output stage for hard disk drive preamplifier
JP4008459B2 (ja) * 2005-06-10 2007-11-14 日本テキサス・インスツルメンツ株式会社 制御信号供給回路及び信号出力回路
US7495483B2 (en) * 2005-06-30 2009-02-24 Stmicroelectronics Pvt. Ltd. Input buffer for CMOS integrated circuits
CN100559327C (zh) 2005-09-15 2009-11-11 中芯国际集成电路制造(上海)有限公司 用于向片上系统提供自适应电源的系统与方法
WO2007103358A2 (en) 2006-03-07 2007-09-13 Marvell World Trade Ltd. Lowest power mode for a mobile drive in usb application
DE602007013819D1 (de) * 2007-08-20 2011-05-19 Agere Systems Inc Energiespardatenspeicherlaufwerk
US8161351B2 (en) * 2010-03-30 2012-04-17 Lsi Corporation Systems and methods for efficient data storage
US8953267B2 (en) 2011-11-01 2015-02-10 Lsi Corporation Digital input detector and associated adaptive power supply
US8687302B2 (en) * 2012-02-07 2014-04-01 Lsi Corporation Reference voltage circuit for adaptive power supply

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04321317A (ja) * 1990-03-30 1992-11-11 Texas Instr Inc <Ti> 基準電圧発生回路
JP2004112666A (ja) * 2002-09-20 2004-04-08 Toshiba Corp 半導体集積回路
JP2008117176A (ja) * 2006-11-06 2008-05-22 Seiko Instruments Inc 電圧制御回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019054588A (ja) * 2017-09-13 2019-04-04 株式会社バッファロー 電子機器

Also Published As

Publication number Publication date
TW201320092A (zh) 2013-05-16
CN103092235A (zh) 2013-05-08
EP2590166A1 (en) 2013-05-08
KR20130048136A (ko) 2013-05-09
US8953267B2 (en) 2015-02-10
US20130107392A1 (en) 2013-05-02
CN103092235B (zh) 2016-04-13

Similar Documents

Publication Publication Date Title
US8830618B2 (en) Fly height control for hard disk drives
US8792197B1 (en) Storage device with driver controller providing pattern-dependent write functionality
US8687302B2 (en) Reference voltage circuit for adaptive power supply
US8773806B2 (en) Disk-based storage device with head position control responsive to detected inter-track interference
US9690346B1 (en) Load sharing across multiple voltage supplies
JP2013186936A (ja) 書込み信号が複数スロープ・データ変化を伴う記憶装置
US9099137B2 (en) Analog tunneling current sensors for use with disk drive storage devices
US8797693B1 (en) Implementing enhanced ESD prevention for hard disk drives using spin-torque oscillator (STO)
US8710901B2 (en) Reference circuit with curvature correction using additional complementary to temperature component
JP2013097858A (ja) デジタル入力検出器および関連する適応型電源
US10734048B2 (en) Sensing memory cells using array control lines
US6366421B2 (en) Adjustable writer overshoot for a hard disk drive write head
US20140032814A1 (en) Hybrid storage device having disk controller with high-speed serial port to non-volatile memory bridge
US6259305B1 (en) Method and apparatus to drive the coil of a magnetic write head
KR101459312B1 (ko) 공간적으로 분산된 증폭기 회로
US8873188B2 (en) Storage device having degauss circuitry configured for generating degauss signal with asymmetric decay envelopes
US20180012627A1 (en) Managing far and near track erasure by dynamic control of a write current parameter of a magnetic disk drive
US20030156343A1 (en) Method and apparatus for improved read-to-write transition time for a magneto-resistive head
CN1161753C (zh) 自适应低噪声电流发生器及其方法
US9058834B1 (en) Power architecture for low power modes in storage devices
US8705196B2 (en) Storage device having degauss circuitry with separate control of degauss signal steady state and overshoot portions
US20140226233A1 (en) Storage device with reflection compensation circuitry
JP2001101607A (ja) 情報記録再生装置およびディスク駆動機構

Legal Events

Date Code Title Description
RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20140729

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20140805

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20140805

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150807

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150807

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160127

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160223

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20160506

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160621

A045 Written measure of dismissal of application [lapsed due to lack of payment]

Free format text: JAPANESE INTERMEDIATE CODE: A045

Effective date: 20161025