JP2013004101A5 - - Google Patents

Download PDF

Info

Publication number
JP2013004101A5
JP2013004101A5 JP2012135889A JP2012135889A JP2013004101A5 JP 2013004101 A5 JP2013004101 A5 JP 2013004101A5 JP 2012135889 A JP2012135889 A JP 2012135889A JP 2012135889 A JP2012135889 A JP 2012135889A JP 2013004101 A5 JP2013004101 A5 JP 2013004101A5
Authority
JP
Japan
Prior art keywords
address
btb
entry
way
page
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012135889A
Other languages
English (en)
Japanese (ja)
Other versions
JP5933360B2 (ja
JP2013004101A (ja
Filing date
Publication date
Priority claimed from US13/162,835 external-priority patent/US8458447B2/en
Application filed filed Critical
Publication of JP2013004101A publication Critical patent/JP2013004101A/ja
Publication of JP2013004101A5 publication Critical patent/JP2013004101A5/ja
Application granted granted Critical
Publication of JP5933360B2 publication Critical patent/JP5933360B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2012135889A 2011-06-17 2012-06-15 データプロセッサ内での分岐先バッファのアドレス指定 Active JP5933360B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/162,835 2011-06-17
US13/162,835 US8458447B2 (en) 2011-06-17 2011-06-17 Branch target buffer addressing in a data processor

Publications (3)

Publication Number Publication Date
JP2013004101A JP2013004101A (ja) 2013-01-07
JP2013004101A5 true JP2013004101A5 (enExample) 2015-07-30
JP5933360B2 JP5933360B2 (ja) 2016-06-08

Family

ID=47354699

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012135889A Active JP5933360B2 (ja) 2011-06-17 2012-06-15 データプロセッサ内での分岐先バッファのアドレス指定

Country Status (3)

Country Link
US (1) US8458447B2 (enExample)
JP (1) JP5933360B2 (enExample)
CN (1) CN102841777B (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6179093B2 (ja) * 2012-12-03 2017-08-16 富士通株式会社 演算処理装置、演算処理方法
CN103984637A (zh) * 2013-02-07 2014-08-13 上海芯豪微电子有限公司 一种指令处理系统及方法
US9417920B2 (en) 2013-10-04 2016-08-16 Freescale Semiconductor, Inc. Method and apparatus for dynamic resource partition in simultaneous multi-thread microprocessor
CN104636268B (zh) * 2013-11-08 2019-07-26 上海芯豪微电子有限公司 一种可重构缓存产品与方法
US9558120B2 (en) * 2014-03-27 2017-01-31 Intel Corporation Method, apparatus and system to cache sets of tags of an off-die cache memory
US10007522B2 (en) * 2014-05-20 2018-06-26 Nxp Usa, Inc. System and method for selectively allocating entries at a branch target buffer
US10592248B2 (en) * 2016-08-30 2020-03-17 Advanced Micro Devices, Inc. Branch target buffer compression
US10713054B2 (en) 2018-07-09 2020-07-14 Advanced Micro Devices, Inc. Multiple-table branch target buffer
WO2020199058A1 (zh) * 2019-03-30 2020-10-08 华为技术有限公司 分支指令的处理方法、分支预测器及处理器
CN111984318B (zh) * 2019-05-22 2025-10-03 德克萨斯仪器股份有限公司 伪先进先出（fifo）标签线替换
JP7152376B2 (ja) * 2019-09-27 2022-10-12 日本電気株式会社 分岐予測回路、プロセッサおよび分岐予測方法
US20220197662A1 (en) * 2020-12-22 2022-06-23 Niranjan Kumar Soundararajan Accessing A Branch Target Buffer Based On Branch Instruction Information
US12190114B2 (en) * 2020-12-22 2025-01-07 Intel Corporation Segmented branch target buffer based on branch instruction type
US12086600B2 (en) * 2022-12-05 2024-09-10 Microsoft Technology Licensing, Llc Branch target buffer with shared target bits
US20250348218A1 (en) * 2024-05-10 2025-11-13 International Business Machines Corporation Decoding and executing memory command with partial frame data
CN120407025B (zh) * 2025-07-02 2025-10-17 北京翼华云网科技有限公司 一种基于目标地址池的分支目标地址优化存储结构

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574871A (en) * 1994-01-04 1996-11-12 Intel Corporation Method and apparatus for implementing a set-associative branch target buffer
US5848433A (en) * 1995-04-12 1998-12-08 Advanced Micro Devices Way prediction unit and a method for operating the same
JPH09311787A (ja) * 1996-05-23 1997-12-02 Toshiba Corp データ処理装置
JPH10340226A (ja) * 1997-06-09 1998-12-22 Nec Corp 連想記憶方式のキャッシュメモリ
US6014732A (en) * 1997-10-22 2000-01-11 Hewlett-Packard Company Cache memory with reduced access time
US6122709A (en) * 1997-12-19 2000-09-19 Sun Microsystems, Inc. Cache with reduced tag information storage
US6687789B1 (en) * 2000-01-03 2004-02-03 Advanced Micro Devices, Inc. Cache which provides partial tags from non-predicted ways to direct search if way prediction misses
US7856633B1 (en) * 2000-03-24 2010-12-21 Intel Corporation LRU cache replacement for a partitioned set associative cache
US20040181626A1 (en) * 2003-03-13 2004-09-16 Pickett James K. Partial linearly tagged cache memory system
US7594079B2 (en) * 2006-09-29 2009-09-22 Mips Technologies, Inc. Data cache virtual hint way prediction, and applications thereof
US7644233B2 (en) * 2006-10-04 2010-01-05 International Business Machines Corporation Apparatus and method for supporting simultaneous storage of trace and standard cache lines
US7873819B2 (en) 2008-01-03 2011-01-18 Freescale Semiconductor, Inc. Branch target buffer addressing in a data processor
US20090249048A1 (en) * 2008-03-28 2009-10-01 Sergio Schuler Branch target buffer addressing in a data processor

Similar Documents

Publication Publication Date Title
JP2013004101A5 (enExample)
JP2014503874A5 (enExample)
ATE492847T1 (de) Bereitstellung indirekter datenadressierungen in einem eingangs-/ausgangsverarbeitungssystem mit nicht angrenzender liste indirekter datenadressen
JP2013025793A5 (enExample)
WO2012109679A3 (en) Apparatus, system, and method for application direct virtual memory management
WO2013130630A3 (en) Listing data objects using a hierarchical dispersed storage index
RU2013126783A (ru) Система обработки информации, способ обработки информации и носитель записи
US20170300417A1 (en) Multi-Way Set Associative Cache and Processing Method Thereof
RU2015120595A (ru) Динамический выбор уровней хранилища
RU2018109281A (ru) Системы, способы и компьютерочитаемые носители для выявления вероятного влияния медицинского состояния на пациента
RU2018101252A (ru) Устройство декодирования и способ декодирования
JP2017208096A5 (enExample)
JP2014519789A5 (enExample)
GB201206682D0 (en) Fibre channel input/output data routing system and method
GB2505844A (en) Moving blocks of data between main memory and storage class memory
GB2508747A (en) Dynamic network adapter memory resizing and bounding for virtual function translation entry storage
EP2889760A3 (en) SMS4 acceleration processors, methods, systems, and instructions
US20140047059A1 (en) Method for improving mobile network performance via ad-hoc peer-to-peer request partitioning
SG10201402714UA (en) Systems and methods for snp analysis and genome sequencing
WO2014139466A3 (en) Data cache system and method
EP2711855A3 (en) Information management method and information management apparatus
JP2013077300A5 (enExample)
WO2012093815A3 (ko) 적어도 한 명의 사용자의 성향을 고려하여 타사용자 또는 사물을 추천하기 위한 방법, 시스템 및 컴퓨터 판독 가능한 기록 매체
US9772881B2 (en) Hardware resource allocation for applications
WO2014195804A3 (en) Internal search engine architecture