JP2011186078A5 - - Google Patents

Download PDF

Info

Publication number
JP2011186078A5
JP2011186078A5 JP2010049678A JP2010049678A JP2011186078A5 JP 2011186078 A5 JP2011186078 A5 JP 2011186078A5 JP 2010049678 A JP2010049678 A JP 2010049678A JP 2010049678 A JP2010049678 A JP 2010049678A JP 2011186078 A5 JP2011186078 A5 JP 2011186078A5
Authority
JP
Japan
Prior art keywords
interlayer insulating
film
insulating film
electro
optical device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2010049678A
Other languages
Japanese (ja)
Other versions
JP2011186078A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2010049678A priority Critical patent/JP2011186078A/en
Priority claimed from JP2010049678A external-priority patent/JP2011186078A/en
Publication of JP2011186078A publication Critical patent/JP2011186078A/en
Publication of JP2011186078A5 publication Critical patent/JP2011186078A5/ja
Withdrawn legal-status Critical Current

Links

Description

本発明の一態様の電気光学装置は、画素電極と、前記画素電極に対応するように配置されたトランジスタと、前記トランジスタのチャネル領域を少なくとも覆い、前記チャネル領域を挟んで基板に対向するように配置される遮光膜と、前記チャネル領域と前記遮光膜との間に配置される第1の層間絶縁膜及び第2の層間絶縁膜と、前記第1の層間絶縁膜及び前記第2の層間絶縁膜を貫くように設けられ、前記遮光膜と前記トランジスタとを電気的に接続するためのコンタクトホールと、前記第2の層間絶縁膜に設けられる凹部と、を含み、前記遮光膜は前記凹部の壁の少なくとも一部を覆うように配置され、前記チャネル領域に向かう光を遮ることを特徴とする。
また、本発明の別の一態様の電気光学装置は、前記凹部と前記第1の層間絶縁膜との間に配置されるストッパー膜をさらに含むことを特徴とする。
上記の本発明に係る電気光学装置は、基板上に、画素電極と、該画素電極に対応して設けられたトランジスタと、該トランジスタの少なくともチャネル領域を上側から覆う上側遮光膜と、該上側遮光膜及び前記トランジスタ間に設けられ、前記上側遮光膜を電気的に接続するためのコンタクトホールが形成されていると共に前記トランジスタの上方に凹部が形成されている、多層構造の層間絶縁膜と、該層間絶縁膜内における前記多層構造をなす複数の膜間に設けられており、前記凹部の底又は底の周囲に形成されているストッパー膜の少なくとも一片とを備え、前記上側遮光膜は、前記凹部内に形成されている壁部を含む。
The electro-optical device of one embodiment of the present invention includes a pixel electrode, a transistor disposed to correspond to the pixel electrode, a channel region of the transistor, and at least a substrate region facing the substrate with the channel region interposed therebetween. A light shielding film disposed; a first interlayer insulating film and a second interlayer insulating film disposed between the channel region and the light shielding film; the first interlayer insulating film and the second interlayer insulating film; A contact hole for electrically connecting the light shielding film and the transistor, and a recess provided in the second interlayer insulating film, wherein the light shielding film is formed on the recess. It is arrange | positioned so that at least one part of a wall may be covered, and the light which goes to the said channel area | region is interrupted | blocked, It is characterized by the above-mentioned.
The electro-optical device according to another aspect of the invention further includes a stopper film disposed between the concave portion and the first interlayer insulating film.
The electro-optical device according to the present invention includes, on a substrate, a pixel electrode, a transistor provided corresponding to the pixel electrode, an upper light shielding film that covers at least a channel region of the transistor from above, and the upper light shielding A multilayer interlayer insulating film provided between the film and the transistor, in which a contact hole for electrically connecting the upper light shielding film is formed and a recess is formed above the transistor; and Provided between the plurality of films forming the multilayer structure in the interlayer insulating film, and provided with at least one piece of a stopper film formed on or around the bottom of the recess, and the upper light-shielding film includes the recess Including a wall formed therein.

Claims (13)

素電極と、
前記画素電極に対応するように配置されたトランジスタと、
前記トランジスタのチャネル領域を少なくとも覆い、前記チャネル領域を挟んで基板に対向するように配置される遮光膜と、
前記チャネル領域と前記遮光膜との間に配置される第1の層間絶縁膜及び第2の層間絶縁膜と、
前記第1の層間絶縁膜及び前記第2の層間絶縁膜を貫くように設けられ、前記遮光膜と前記トランジスタとを電気的に接続するためのコンタクトホールと、
前記第2の層間絶縁膜に設けられる凹部と、
を含み、
前記遮光膜は前記凹部の壁の少なくとも一部を覆うように配置され、前記チャネル領域に向かう光を遮ることを特徴とする電気光学装置。
And the picture element electrode,
And transistors arranged so as to correspond to the pixel electrode,
A light-shielding film arranged to cover at least the channel region of the transistor and to face the substrate across the channel region;
A first interlayer insulating film and a second interlayer insulating film disposed between the channel region and the light shielding film;
A contact hole provided so as to penetrate the first interlayer insulating film and the second interlayer insulating film, and electrically connecting the light shielding film and the transistor;
A recess provided in the second interlayer insulating film;
Including
The electro-optical device, wherein the light-shielding film is disposed so as to cover at least a part of the wall of the concave portion, and shields light traveling toward the channel region.
前記凹部と前記第1の層間絶縁膜との間に配置されるストッパー膜をさらに含むことを特徴とする請求項1に記載の電気光学装置。The electro-optical device according to claim 1, further comprising a stopper film disposed between the recess and the first interlayer insulating film. 前記ストッパー膜は、前記基板の上から見て、(i)前記コンタクトホールが形成された領域と、(ii)前記画素電極が夫々形成された各画素の開口領域とを除く領域に形成されていることを特徴とする請求項に記載の電気光学装置。 The stopper film is viewed from above the substrate, it is formed in a region excluding the (i) a region where the contact hole is formed, (ii) an opening area of each pixel the pixel electrode are respectively formed The electro-optical device according to claim 2 . 前記ストッパー膜は、前記基板の上から見て、前記凹部の及び/又は前記底の周囲に成されていると共に、前記底及び/又は前記底の周囲を除く領域に形成されていないことを特徴とする請求項2又は3に記載の電気光学装置。 The stopper film is viewed from over the substrate, the bottom and / or with being made form around the bottom of the recess, the bottom and / or is not formed in a region excluding the periphery of the bottom The electro-optical device according to claim 2 or 3 . 前記ストッパー膜は、前記基板の上から見て、前記コンタクトホールが形成された領域を除く領域に形成されていることを特徴とする請求項2から4のいずれか一項に記載の電気光学装置。 5. The electro-optical device according to claim 2 , wherein the stopper film is formed in a region excluding a region in which the contact hole is formed as viewed from above the substrate. . 前記ストッパー膜は、前記第1の層間絶縁膜及び/又は前記第2の層間絶縁膜に比べて遮光性に優れた遮光性材料から形成されていることを特徴とする請求項3又は4に記載の電気光学装置。 The said stopper film | membrane is formed from the light-shielding material excellent in light-shielding property compared with the said 1st interlayer insulation film and / or the said 2nd interlayer insulation film , The Claim 3 or 4 characterized by the above-mentioned. Electro-optic device. 前記ストッパー膜は、前記光膜に比べて光透過性に優れた透明材料から形成されていることを特徴とする請求項に記載の電気光学装置。 The stopper film, an electro-optical device according to claim 5, characterized in that it is formed of a transparent material having excellent optical transparency as compared with the shielding light film. 前記第1層間絶縁膜前記チャネル領域との間には、前記チャネル領域に対向する位置に、前記トランジスタのゲート電極が存在しており、
前記第1層間絶縁膜、前記第2層間絶縁膜、及び前記光膜は、前記ゲート電極の存在に応じて凸状に盛り上がった箇所を有し、
前記基板の上から見て、前記凹部は、前記第2層間絶縁膜における、前記盛り上がった箇所から外れた箇所に、形成されていることを特徴とする請求項1からのいずれか一項に記載の電気光学装置。
Between the first interlayer insulating film and the channel region , a gate electrode of the transistor exists at a position facing the channel region,
The first interlayer insulating film, the second interlayer insulating film, and the shielding light film has a portion of raised convex in response to the presence of said gate electrode,
When viewed from above the substrate, wherein the recess is in the second interlayer insulating film, at a position deviated from the raised position, that is formed in any one of claims 1 to 7, characterized in The electro-optical device described.
前記ゲート電極は、遮光性の導電材料から形成されており、前記基板の上から見て、前記トランジスタにおけるソースドレイン領域のうち前記画素電極に電気的に接続される側である画素電極側ソースドレイン領域を前記チャネル領域側からU字に囲むU字部を含み、
前記凹部は、前記第2層間絶縁膜における、前記基板上で平面的に見て、前記U字の切れた箇所を少なくとも部分的に塞ぐ箇所に、形成されていることを特徴とする請求項に記載の電気光学装置。
The gate electrode is made of a light-shielding conductive material, and when viewed from above the substrate, a pixel electrode side source / drain which is a side electrically connected to the pixel electrode in a source / drain region of the transistor A U-shaped portion surrounding the region from the channel region side to the U-shape,
The recess, in the second interlayer insulating film, as viewed in plan on the substrate, the claim 8 U-shaped cut and the position to place at least partially blocked, characterized in that it is formed The electro-optical device according to 1.
前記凹部は、さらに前記ストッパー膜に設けられることを特徴とする請求項1から9のいずれか一項に記載の電気光学装置。The electro-optical device according to claim 1, wherein the concave portion is further provided in the stopper film. 前記凹部は、さらに前記第1の層間絶縁膜に設けられることを特徴とする請求項10に記載の電気光学装置。The electro-optical device according to claim 10, wherein the recess is further provided in the first interlayer insulating film. 請求項1から11のいずれか一項に記載の電気光学装置を具備してなることを特徴とする電子機器。 An electronic device characterized by being provided with the electro-optical device according to any one of claims 1 to 11. 基板の上にトランジスタを形成する工程と、Forming a transistor on the substrate;
前記トランジスタのチャネル領域の上に第1の層間絶縁膜を形成する工程と、  Forming a first interlayer insulating film on the channel region of the transistor;
前記第1層間絶縁膜の上に第2の層間絶縁膜を形成する工程と、  Forming a second interlayer insulating film on the first interlayer insulating film;
前記第1の層間絶縁膜及び前記第2の層間絶縁膜を貫くように設けられ、遮光膜と前記トランジスタとを電気的に接続するためのコンタクトホールを形成する工程と、  Forming a contact hole provided so as to penetrate the first interlayer insulating film and the second interlayer insulating film, and electrically connecting the light shielding film and the transistor;
前記第2の層間絶縁膜に凹部を形成する工程と、Forming a recess in the second interlayer insulating film;
前記遮光膜を形成する工程と、  Forming the light shielding film;
画素電極を、前記トランジスタが前記画素電極に対応するように配置されるように形成する工程と、  Forming a pixel electrode so that the transistor corresponds to the pixel electrode; and
を含み、Including
前記遮光膜は前記凹部の壁の少なくとも一部を覆うように配置され、前記チャネル領域に向かう光を遮ることを特徴とする電気光学装置の製造方法。  The method of manufacturing an electro-optical device, wherein the light-shielding film is disposed so as to cover at least a part of the wall of the recess, and shields light traveling toward the channel region.
JP2010049678A 2010-03-05 2010-03-05 Electro-optical device, method for manufacturing the same, and electronic apparatus Withdrawn JP2011186078A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2010049678A JP2011186078A (en) 2010-03-05 2010-03-05 Electro-optical device, method for manufacturing the same, and electronic apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010049678A JP2011186078A (en) 2010-03-05 2010-03-05 Electro-optical device, method for manufacturing the same, and electronic apparatus

Publications (2)

Publication Number Publication Date
JP2011186078A JP2011186078A (en) 2011-09-22
JP2011186078A5 true JP2011186078A5 (en) 2013-03-21

Family

ID=44792455

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010049678A Withdrawn JP2011186078A (en) 2010-03-05 2010-03-05 Electro-optical device, method for manufacturing the same, and electronic apparatus

Country Status (1)

Country Link
JP (1) JP2011186078A (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3711781B2 (en) * 1999-03-12 2005-11-02 セイコーエプソン株式会社 Electro-optical device and manufacturing method thereof
JP2003140566A (en) * 2001-10-31 2003-05-16 Seiko Epson Corp Electrooptical device, its manufacturing method and electronic equipment
JP2005215646A (en) * 2004-02-02 2005-08-11 Seiko Epson Corp Electro-optical device and electronic equipment
JP5439722B2 (en) * 2007-02-13 2014-03-12 セイコーエプソン株式会社 Electro-optic substrate, electro-optic device, electro-optic substrate design method, and electronic apparatus
JP5176434B2 (en) * 2007-08-28 2013-04-03 セイコーエプソン株式会社 Electro-optical device and electronic apparatus
JP2009186877A (en) * 2008-02-08 2009-08-20 Seiko Epson Corp Electro-optical device, method of manufacturing the same, and electronic apparatus

Similar Documents

Publication Publication Date Title
JP2010176119A5 (en)
JP6049764B2 (en) Display panel
US9224762B1 (en) Array substrate and display device
KR102295477B1 (en) Thin film transistor array panel
JP6627447B2 (en) Liquid crystal display
US8942000B2 (en) Lead line structure and display panel having the same
US9023685B2 (en) Semiconductor device, fabrication method for the same, and display apparatus
US10379405B2 (en) Display device
KR101951725B1 (en) Display substrate, method of manufacturing the same and display apparatus having the same
US20160093645A1 (en) Display panel and display device
JP2010078840A5 (en)
JP2016224118A (en) Display device
TWI479232B (en) Display
JP2009053478A5 (en)
TWI539218B (en) Liquid crystal display device
KR20160043576A (en) Liquid crystal display and manufacturing method thereof
JP5066943B2 (en) Liquid crystal display
JP2009063955A5 (en)
KR102210366B1 (en) Display apparatus
US20150255616A1 (en) Semiconductor device and display device
US20150279865A1 (en) Semiconductor device and display device
JP2009069246A5 (en)
JP2009053479A5 (en)
JP2011186078A5 (en)
JP5574773B2 (en) TFT substrate for liquid crystal display device and method for manufacturing liquid crystal display device