JP2011175445A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2011175445A5 JP2011175445A5 JP2010038857A JP2010038857A JP2011175445A5 JP 2011175445 A5 JP2011175445 A5 JP 2011175445A5 JP 2010038857 A JP2010038857 A JP 2010038857A JP 2010038857 A JP2010038857 A JP 2010038857A JP 2011175445 A5 JP2011175445 A5 JP 2011175445A5
- Authority
- JP
- Japan
- Prior art keywords
- address
- information
- input
- value
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000295 complement effect Effects 0.000 claims description 32
- 239000004065 semiconductor Substances 0.000 claims description 25
- 239000013589 supplement Substances 0.000 claims 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims 2
- 230000001360 synchronised effect Effects 0.000 claims 2
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010038857A JP5441216B2 (ja) | 2010-02-24 | 2010-02-24 | 半導体装置及びデータ処理システム |
| US13/033,641 US8291124B2 (en) | 2010-02-24 | 2011-02-24 | Semiconductor device and data processing system having a reduced number of terminals allocated for externally accessed address |
| US13/618,369 US8543735B2 (en) | 2010-02-24 | 2012-09-14 | Semiconductor device and data processing system having reduced number of terminals allocated for externally accessed address |
| US14/011,336 US9298657B2 (en) | 2010-02-24 | 2013-08-27 | Semiconductor device and data processing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010038857A JP5441216B2 (ja) | 2010-02-24 | 2010-02-24 | 半導体装置及びデータ処理システム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2011175445A JP2011175445A (ja) | 2011-09-08 |
| JP2011175445A5 true JP2011175445A5 (https=) | 2012-09-20 |
| JP5441216B2 JP5441216B2 (ja) | 2014-03-12 |
Family
ID=44477430
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010038857A Expired - Fee Related JP5441216B2 (ja) | 2010-02-24 | 2010-02-24 | 半導体装置及びデータ処理システム |
Country Status (2)
| Country | Link |
|---|---|
| US (3) | US8291124B2 (https=) |
| JP (1) | JP5441216B2 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6294732B2 (ja) * | 2014-03-31 | 2018-03-14 | 株式会社メガチップス | データ転送制御装置及びメモリ内蔵装置 |
| JP6517549B2 (ja) * | 2015-03-13 | 2019-05-22 | 東芝メモリ株式会社 | メモリコントローラ、記憶装置、データ転送システム、データ転送方法、及びデータ転送プログラム |
| WO2022102508A1 (ja) * | 2020-11-12 | 2022-05-19 | ソニーセミコンダクタソリューションズ株式会社 | 撮像素子、撮像方法、撮像装置および画像処理システム |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55108052A (en) * | 1979-02-09 | 1980-08-19 | Usac Electronics Ind Co Ltd | Data processing system |
| JPS621047A (ja) * | 1985-02-14 | 1987-01-07 | Nec Corp | メモリ回路を有する半導体装置 |
| JPH06251168A (ja) * | 1993-03-01 | 1994-09-09 | Oki Lsi Tekunoroji Kansai:Kk | Eprom内蔵マイコンのアドレス生成回路 |
| US20020116595A1 (en) * | 1996-01-11 | 2002-08-22 | Morton Steven G. | Digital signal processor integrated circuit |
| EP1122688A1 (en) * | 2000-02-04 | 2001-08-08 | Texas Instruments Incorporated | Data processing apparatus and method |
| US6785781B2 (en) * | 2000-04-20 | 2004-08-31 | International Business Machines Corporation | Read/write alignment scheme for port reduction of multi-port SRAM cells |
| US7401163B2 (en) | 2001-01-31 | 2008-07-15 | Renesas Technology Corporation | Data processing system and data processor |
| US20040193835A1 (en) * | 2003-03-31 | 2004-09-30 | Patrick Devaney | Table lookup instruction for processors using tables in local memory |
| DE10355583A1 (de) * | 2003-11-28 | 2005-07-07 | Advanced Micro Devices, Inc., Sunnyvale | Gemeinsame Nutzung eines Speichers in einer Zentralsteuerung |
| US7230876B2 (en) * | 2005-02-14 | 2007-06-12 | Qualcomm Incorporated | Register read for volatile memory |
| US7613060B2 (en) * | 2007-05-21 | 2009-11-03 | Micron Technology, Inc. | Methods, circuits, and systems to select memory regions |
| US8850103B2 (en) * | 2009-08-28 | 2014-09-30 | Microsoft Corporation | Interruptible NAND flash memory |
-
2010
- 2010-02-24 JP JP2010038857A patent/JP5441216B2/ja not_active Expired - Fee Related
-
2011
- 2011-02-24 US US13/033,641 patent/US8291124B2/en not_active Expired - Fee Related
-
2012
- 2012-09-14 US US13/618,369 patent/US8543735B2/en active Active
-
2013
- 2013-08-27 US US14/011,336 patent/US9298657B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9384168B2 (en) | Vector matrix product accelerator for microprocessor integration | |
| WO2016101837A1 (zh) | 数据存储方法、存储模块和可编程逻辑器件 | |
| CN110413561B (zh) | 数据加速处理系统 | |
| JP2009271724A (ja) | ハードウェアエンジン制御装置 | |
| CN110515587B (zh) | 乘法器、数据处理方法、芯片及电子设备 | |
| CN111381808A (zh) | 乘法器、数据处理方法、芯片及电子设备 | |
| JP2011175445A5 (https=) | ||
| CN111210012B (zh) | 数据处理方法、装置及相关产品 | |
| TW201447912A (zh) | 多埠記憶體及操作 | |
| CN110673823A (zh) | 乘法器、数据处理方法及芯片 | |
| CN111930651B (zh) | 一种指令执行方法、装置、设备及可读存储介质 | |
| WO2009017681A1 (en) | Method and apparatus for digital to analog converter | |
| CN111258633B (zh) | 乘法器、数据处理方法、芯片及电子设备 | |
| US20120170400A1 (en) | Memory devices and accessing methods thereof | |
| US7124261B2 (en) | Access to bit values within data words stored in a memory | |
| CN111381882A (zh) | 数据处理装置及相关产品 | |
| TWI467385B (zh) | 在兩匯流排間進行序列位址位元轉換之方法及其裝置 | |
| CN110378477B (zh) | 乘法器、数据处理方法、芯片及电子设备 | |
| CN112765539B (zh) | 运算装置、方法及相关产品 | |
| KR20080029906A (ko) | 어드레스 가능 위치로부터의 인코딩된 데이터에 기반한승수 곱 생성 | |
| JP5206063B2 (ja) | 記述処理装置、記述処理方法およびプログラム | |
| CN111222632B (zh) | 计算装置、计算方法及相关产品 | |
| CN105550140A (zh) | 一种电子设备及数据处理方法 | |
| CN100511170C (zh) | 评估芯片 | |
| KR101787877B1 (ko) | 램을 이용하여 캠의 매치 라인과 비교 셀 아키텍처 에뮬레이팅 방법 및 장치 |