JP2011096961A - Method of manufacturing led element - Google Patents

Method of manufacturing led element Download PDF

Info

Publication number
JP2011096961A
JP2011096961A JP2009251812A JP2009251812A JP2011096961A JP 2011096961 A JP2011096961 A JP 2011096961A JP 2009251812 A JP2009251812 A JP 2009251812A JP 2009251812 A JP2009251812 A JP 2009251812A JP 2011096961 A JP2011096961 A JP 2011096961A
Authority
JP
Japan
Prior art keywords
led element
expanded
tape
element chip
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009251812A
Other languages
Japanese (ja)
Other versions
JP5350980B2 (en
Inventor
Kanetaka Sekiguchi
関口  金孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Citizen Holdings Co Ltd
Citizen Electronics Co Ltd
Original Assignee
Citizen Holdings Co Ltd
Citizen Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Citizen Holdings Co Ltd, Citizen Electronics Co Ltd filed Critical Citizen Holdings Co Ltd
Priority to JP2009251812A priority Critical patent/JP5350980B2/en
Publication of JP2011096961A publication Critical patent/JP2011096961A/en
Application granted granted Critical
Publication of JP5350980B2 publication Critical patent/JP5350980B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide an LED element manufacturing method allowing batch mounting of many LED elements. <P>SOLUTION: The method at least includes: a step of cutting an LED element wafer stuck onto an expanded tape vertically and horizontally to form respective LED element chips and expanding the expanded tape up to a predetermined size; the positioning step of inserting the respective LED element chips on the expanded and enlarged expanded tape into openings in a positioning tool plate to bring corners of the respective LED element chips into contact with the corners of the openings in the tool plate and aligning the respective LED element chips at predetermined positions; and the step of putting and mounting the aligned LED element chips onto a circuit board. <P>COPYRIGHT: (C)2011,JPO&INPIT

Description

本発明はLED素子の製造方法に関する。   The present invention relates to a method for manufacturing an LED element.

近年、照明用、自動車ランプ用、TV・パソコン用の新市場用途向け等に急速に発光ダイオード(以下LEDと記載する)化が進んでいる。これらのLED素子の製造方法については、さまざまな方法が提案されているが、その一例として基板にLED素子チップを単個で実装する製造方法が開示されている(例えば、特許文献1参照)。このLED素子は、シリコン等のウエハー基板上にフォトエッチング技術により多数個一括して形成したLED素子を分割・分離して個別のLED素子チップにした後、ダイボンディング、ワイヤボンディング、樹脂封止等の工程を経て組み立てられる。以下、この従来の製造方法について図12、図13に基づいて簡単に説明する。   In recent years, light-emitting diodes (hereinafter referred to as “LEDs”) have been rapidly used for new markets such as lighting, automobile lamps, TVs and personal computers. Various methods for manufacturing these LED elements have been proposed. As an example, a method for mounting a single LED element chip on a substrate is disclosed (for example, see Patent Document 1). This LED element is formed by dividing and separating a large number of LED elements formed on a wafer substrate such as silicon by photoetching technology into individual LED element chips, and thereafter die bonding, wire bonding, resin sealing, etc. It is assembled through the process. Hereinafter, this conventional manufacturing method will be briefly described with reference to FIGS.

図12(a)に示すように、伸張性のあるエキスパンドテープ2上にLEDを内部に形成したウエハー基板1を貼着し、図12(b)に示すように、エキスパンドテープ2上のウエハー基板1をダイシング装置で各LED素子チップ4に分割し、図12(c)に示すように、エキスパンドテープ2を引き延ばすことによりエキスパンドテープ2A上における個々のLED素子チップ4間の距離cを確保して分離する。   As shown in FIG. 12 (a), a wafer substrate 1 in which LEDs are formed is stuck on an expandable expandable tape 2, and as shown in FIG. 12 (b), the wafer substrate on the expandable tape 2 is attached. 1 is divided into each LED element chip 4 by a dicing apparatus, and as shown in FIG. 12C, the expanded tape 2 is stretched to secure the distance c between the individual LED element chips 4 on the expanded tape 2A. To separate.

その後、図13(a)に示すように、ピックアップ装置を使用してLED素子チップ4をエキスパンドテープ2Aから引き離し、単個のLED素子チップ4を移送して回路基板6に実装する。図13(b)はピックアップ装置の動作を示す概略断面図で、エキスパンドテープ2Aはテープガイド7内の空気を吸引して吸着され、LED素子チップ4がニードルで突き上げられてエキスパンドテープ2Aと引き離され、吸着コレット5に吸着されて移送される(例えば特許文献2参照)。次に、図13(c)に示すように、回路基板6上にLED素子チップ4を覆うように透光性の封止樹脂8を形成し、図13(d)に示すように、回路基板6と封止樹脂8とを所定の位置で縦横にダイシングして個々のLED素子10が得られる。   Thereafter, as shown in FIG. 13A, the LED element chip 4 is pulled away from the expanded tape 2 </ b> A using a pickup device, and the single LED element chip 4 is transferred and mounted on the circuit board 6. FIG. 13B is a schematic cross-sectional view showing the operation of the pickup device. The expanded tape 2A is sucked and sucked by the air in the tape guide 7, and the LED element chip 4 is pushed up by the needle and separated from the expanded tape 2A. Then, it is adsorbed and transferred to the adsorption collet 5 (see, for example, Patent Document 2). Next, as shown in FIG. 13C, a translucent sealing resin 8 is formed on the circuit board 6 so as to cover the LED element chip 4, and as shown in FIG. 6 and the sealing resin 8 are diced vertically and horizontally at predetermined positions to obtain individual LED elements 10.

特開2008−521210号公報(第6−7頁、図2−3参照)JP 2008-521210 A (refer to page 6-7, FIG. 2-3) 特開平11−260892号公報(第2頁、図2参照)Japanese Patent Laid-Open No. 11-260892 (see page 2, FIG. 2)

しかしながら、従来技術におけるLED素子の製造方法においては、エキスパンドテ−プはLED素子ウエハーがLED素子チップに切断された状態からチップ間隔を広げるためにエキスパンドテ−プを外周から引き延ばすだけの手段に止まっていた。このため、LED素子チップは単個で基板に実装され、LED素子チップを基板に載置する際の精度も高精度が要求され、実装時間が増加してしまうという問題があった。   However, in the LED element manufacturing method in the prior art, the expanded tape is only a means for extending the expanded tape from the outer periphery in order to widen the chip interval from the state in which the LED element wafer is cut into LED element chips. It was. For this reason, a single LED element chip is mounted on the substrate, and there is a problem that the accuracy when mounting the LED element chip on the substrate is required to be high, and the mounting time increases.

(発明の目的)
本発明は上記問題に鑑みなされたもので、多数のLED素子を精度良く、一括して実装できるLED素子の製造方法を提供することを目的とするものである。
(Object of invention)
The present invention has been made in view of the above problems, and an object of the present invention is to provide an LED element manufacturing method capable of mounting a large number of LED elements with high accuracy and collectively.

上記目的を達成するための本発明におけるLED素子の製造方法は、エキスパンドテープ上に粘着したLED素子ウエハーを縦横に切断して各LED素子チップを形成し前記エキスパンドテープを所定の大きさまでエキスパンドする工程と、前記エキスパンドされた拡大エキスパンドテープ上の各LED素子チップを位置決め用の冶具板の開口部に挿入し、前記各LED素子チップの角部を前記冶具板の開口部の隅部に当接させて前記各LED素子チップを所定の位置に整列させる位置決め工程と、前記整列された各LED素子チップを回路基板上に載置して実装する工程とを少なくとも具備することを特徴とする。   In order to achieve the above object, the LED element manufacturing method of the present invention is a process of cutting each LED element chip by vertically and horizontally cutting an LED element wafer adhered on an expanded tape, and expanding the expanded tape to a predetermined size. And inserting each LED element chip on the expanded expansion tape into the opening of the positioning jig plate and bringing the corner of each LED element chip into contact with the corner of the opening of the jig plate. And a step of aligning the LED element chips at a predetermined position and a step of mounting the aligned LED element chips on a circuit board and mounting the LED element chips.

また、前記治具板を所定の方向に移動して前記各LED素子チップの角部を前記開口部の隅部に当接させて前記各LED素子チップを所定の位置に整列させる位置決め工程と、前記整列された各LED素子チップの上面に仮固定部材を固定する工程と、前記拡大エキスパンドテープを剥離し、前記仮固定部材に固定されている各LED素子チップを回路基板上に載置して圧着する圧着工程と、前記各LED素子チップと前記仮固定部材との固定を解除して各LED素子チップを回路基板上に本圧着して実装する工程とを具備することを特徴とする。   A positioning step of moving the jig plate in a predetermined direction to bring a corner of each LED element chip into contact with a corner of the opening and aligning the LED element chips at a predetermined position; A step of fixing a temporary fixing member to the upper surface of each of the aligned LED element chips; and peeling off the expansion tape; and placing each LED element chip fixed to the temporary fixing member on a circuit board. A crimping step of crimping, and a step of releasing the fixation between each LED element chip and the temporary fixing member and then finally crimping and mounting each LED element chip on a circuit board.

また、前記整列された各LED素子チップの上面に仮固定部材を仮固定する工程は、前記整列された各LED素子チップの上面に粘着テープを粘着させて仮固定することを特徴とする。
また、前記整列された各LED素子チップの上面に仮固定部材を固定する工程は、前記各LED素子チップを真空チャックテーブルで吸着して仮固定することを特徴とする。
また、前記各LED素子チップを多孔質テフロンシート(登録商標)を介して真空チャックテーブルで吸着することを特徴とする。
The step of temporarily fixing a temporary fixing member to the upper surface of each of the aligned LED element chips is characterized by temporarily fixing an adhesive tape to the upper surface of each of the aligned LED element chips.
Further, the step of fixing the temporary fixing member to the upper surface of the aligned LED element chips is characterized in that the LED element chips are sucked and temporarily fixed by a vacuum chuck table.
Each LED element chip is adsorbed by a vacuum chuck table via a porous Teflon sheet (registered trademark).

また、前記回路基板上の所定の位置に前記位置決め用の冶具板を配置して、該冶具板の開口部に前記エキスパンドされた拡大エキスパンドテープ上の各LED素子チップを挿入する工程と、前記拡大エキスパンドテープを真空チャックテーブルで吸着して所定の方向に移動して前記各LED素子チップの角部を前記冶具板の開口部の隅部に当接させて前記各LED素子チップを所定の位置に整列させる位置決め工程と、前記拡大エキスパンドテープと前記真空チャックテーブルとの吸着を解除して前記拡大エキスパンドテープ上の各LED素子チップを回路基板上に載置して圧着する圧着工程と、前記拡大エキスパンドテープを前記各LED素子チップから剥離し、各LED素子チップを回路基板上に本圧着して実装する工程とを具備することを特徴とする。   A step of placing the positioning jig plate at a predetermined position on the circuit board and inserting each LED element chip on the expanded expanded tape into the opening of the jig plate; The expanded tape is sucked by the vacuum chuck table and moved in a predetermined direction so that the corners of the LED element chips are brought into contact with the corners of the opening of the jig plate to bring the LED element chips into a predetermined position. A positioning step for aligning, a pressure-bonding step for releasing the adsorption between the expansion tape and the vacuum chuck table and placing each LED element chip on the expansion tape on a circuit board and pressure-bonding; and the expansion expansion And a step of peeling the tape from each of the LED element chips and mounting each LED element chip by press-bonding onto the circuit board. The features.

また、前記拡大エキスパンドテープを前記各LED素子チップから剥離する工程は、剥離用冶具板に設ける凸部を前記拡大エキスパンドテープを貫通させて、前記凸部を前記各LED素子チップを押圧した状態で前記拡大エキスパンドテープを前記各LED素子チップから剥離することを特徴とする。   Moreover, the process of peeling the said expansion | extension expanded tape from each said LED element chip is a state which made the convex part provided in the jig plate for peeling penetrate the said expansion | extension tape, and pressed the said each LED element chip | tip. The expanded expandable tape is peeled off from the LED element chips.

また、前記エキスパンドされた拡大エキスパンドテープに紫外線を照射して前記拡大エキスパンドテープの粘着力を低下させる工程を有することを特徴とする。   Moreover, it has the process of irradiating an ultraviolet-ray to the said expanded expanded tape, and reducing the adhesive force of the said expanded expand tape.

また、前記各LED素子チップから前記冶具板を除去して、前記回路基板上に前記LED素子チップを覆うように封止樹脂部材を形成し、前記回路基板と前記封止樹脂部材とを縦横に切断して個々のLED素子に分離する工程とを具備することを特徴とする。   Further, the jig plate is removed from each LED element chip, a sealing resin member is formed on the circuit board so as to cover the LED element chip, and the circuit board and the sealing resin member are vertically and horizontally arranged. And a step of cutting into individual LED elements.

以上のように本発明によれば、エキスパンドされた拡大エキスパンドテ−プ上のLED素子チップ群を所定の位置に精度良く整列配置することができ、多くのLED素子チップを一括して回路基板に精度良く実装することが可能となる。この結果、位置精度を維持しつつ、組立て時間の短い効率的な実装を可能とするLED素子の製造方法を実現することができる。   As described above, according to the present invention, the LED element chip group on the expanded expanded tape can be accurately aligned at a predetermined position, and many LED element chips can be collectively placed on the circuit board. It becomes possible to mount with high accuracy. As a result, it is possible to realize an LED element manufacturing method that enables efficient mounting with a short assembly time while maintaining positional accuracy.

本発明の第1の実施形態におけるLED素子の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of the LED element in the 1st Embodiment of this invention. 本発明の第1の実施形態におけるLED素子の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of the LED element in the 1st Embodiment of this invention. 本発明の第1の実施形態におけるLED素子の位置決め工程を示す平面図である。It is a top view which shows the positioning process of the LED element in the 1st Embodiment of this invention. 本発明の第1の実施形態における冶具板の移動方法の他の例を示す断面図である。It is sectional drawing which shows the other example of the moving method of the jig board in the 1st Embodiment of this invention. 本発明の第1の実施形態における位置決め用の冶具板と回路基板の位置決め方法を示す平面図である。It is a top view which shows the jig | tool board for positioning in the 1st Embodiment of this invention, and the positioning method of a circuit board. 本発明の第1の実施形態におけるLED素子の製造方法によって製造されたLED素子を示す断面図である。It is sectional drawing which shows the LED element manufactured by the manufacturing method of the LED element in the 1st Embodiment of this invention. 本発明の第1の実施形態におけるLED素子の製造方法によって製造されたLED素子を示す断面図である。It is sectional drawing which shows the LED element manufactured by the manufacturing method of the LED element in the 1st Embodiment of this invention. 本発明の第1の実施形態におけるLED素子の位置決め工程の他の例を示す断面図である。It is sectional drawing which shows the other example of the positioning process of the LED element in the 1st Embodiment of this invention. 本本発明の第2の実施形態におけるLED素子の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of the LED element in the 2nd Embodiment of this invention. 本発明の第2の実施形態におけるLED素子の位置決め工程を示す平面図である。It is a top view which shows the positioning process of the LED element in the 2nd Embodiment of this invention. 本発明の第2の実施形態におけるLED素子からエキスパンドテープを剥離する方法を示す断面図である。It is sectional drawing which shows the method of peeling an expanded tape from the LED element in the 2nd Embodiment of this invention. 従来技術におけるLED素子の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of the LED element in a prior art. 従来技術におけるLED素子の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of the LED element in a prior art.

図1から図8は第1の実施形態におけるLED素子の製造方法を説明するための図、図9から図11は、第2の実施形態におけるLED素子の製造方法を説明するための図である。以下、本発明の実施形態におけるLED素子の製造方法ついて図に基づいて説明する。   FIGS. 1 to 8 are diagrams for explaining a manufacturing method of the LED element in the first embodiment, and FIGS. 9 to 11 are diagrams for explaining a manufacturing method of the LED element in the second embodiment. . Hereinafter, the manufacturing method of the LED element in embodiment of this invention is demonstrated based on figures.

(第1の実施形態)
図1、図2は第1の実施形態におけるLED素子の製造工程を示す断面図である。 図1(a)に示すように、エキスパンドテープ12上にLEDを内部に形成したLED素子ウエハー11を貼着する。次に、図1(b)に示すようにエキスパンドテープ12上に貼り付けられたLED素子ウエハー11を所定の位置で縦、横に所望のチップサイズにダイヤモンドブレードを用いてフルダイシングを施して各LED素子チップ14に分割する。このとき分割されたLED素子チップ14はエキスパンドテープ12に貼り付けられた状態でマトリックス状に配列されている。
(First embodiment)
1 and 2 are cross-sectional views showing the manufacturing steps of the LED element in the first embodiment. As shown to Fig.1 (a), the LED element wafer 11 in which LED was formed in the inside on the expanded tape 12 is stuck. Next, as shown in FIG. 1B, the LED element wafer 11 affixed on the expanded tape 12 is subjected to full dicing using a diamond blade in a desired chip size vertically and horizontally at predetermined positions. Divide into LED element chips 14. The LED element chips 14 divided at this time are arranged in a matrix in a state of being attached to the expanded tape 12.

次に、図1(c)に示すように、フルダイシングされたLED素子チップ14の貼り付けられたエキスパンドテープ12をエキスパンドする。エキスパンドテープ12は拡大されて拡大エキスパンドテープ12Aとなり各LED素子チップ14の間隔aはその分だけ拡大される。このとき各LED素子チップ14が後述する回路基板16上に配置する位置に対応する位置となるように、エキスパンドテープ12がエキスパンドされるが、この位置精度は低く、位置ずれが生じる。このように、エキスパンドされた状態における各LED素子チップ14は正しい位置に整列していないため、次に示すように治具板を用いて位置決めを行う。   Next, as shown in FIG. 1C, the expanded tape 12 to which the fully-diced LED element chip 14 is attached is expanded. The expanded tape 12 is expanded to become an expanded expanded tape 12A, and the distance a between the LED element chips 14 is expanded accordingly. At this time, the expanded tape 12 is expanded so that each LED element chip 14 is located at a position corresponding to a position on a circuit board 16 to be described later. However, the positional accuracy is low, and a positional shift occurs. Thus, since each LED element chip 14 in the expanded state is not aligned at the correct position, positioning is performed using a jig plate as shown below.

次に、図1(d)に示すように、拡大エキスパンドテープ12A上の各LED素子チップ14側に開口部52を有する位置決め用の冶具板51を配置して、各LED素子チップ14を冶具板51の開口部52に挿入し、図1(e)に示すよう拡大エキスパンドテープ12A上に冶具板51を配置する。この状態の平面図を図3(a)に示す。図3(a)に示すように、冶具板51の開口部52は、後述する回路基板上に配置される各LED素子チップ14の位置に対応するように配置されており、その大きさは各LED素子チップ14の位置ずれを吸収出来る程度に、各LED素子チップ14に対して大きい値に設定されている。なお、LED素子チップ14及び冶具板51の開口部52の形状は、四辺形形状を例として説明する。   Next, as shown in FIG.1 (d), the positioning jig board 51 which has the opening part 52 is arrange | positioned on each LED element chip 14 side on the expansion expanded tape 12A, and each LED element chip 14 is mounted on a jig board. The jig plate 51 is placed on the enlarged expanded tape 12A as shown in FIG. 1 (e). A plan view of this state is shown in FIG. As shown in FIG. 3A, the opening 52 of the jig plate 51 is arranged so as to correspond to the position of each LED element chip 14 arranged on a circuit board described later, and the size thereof is It is set to a large value for each LED element chip 14 to such an extent that the displacement of the LED element chip 14 can be absorbed. Note that the shapes of the LED element chip 14 and the opening 52 of the jig plate 51 will be described by taking a quadrilateral shape as an example.

次に、図3(a)における矢印Aに示す方向、即ち、マトリックス状に配列されているLED素子チップ14のX方向に対して略45度方向に冶具板51を移動して、図1(f)及び図3(b)に示すように、各LED素子チップ14の角部14aを冶具板51の開口部52の隅部52aに当接させて各LED素子チップ14を位置決めして、所定の位置に整列させる。   Next, the jig plate 51 is moved in the direction indicated by the arrow A in FIG. f) and as shown in FIG. 3B, each LED element chip 14 is positioned by bringing the corner part 14a of each LED element chip 14 into contact with the corner part 52a of the opening 52 of the jig plate 51 to obtain a predetermined value. Align to the position.

次に、図2(a)に示すように、拡大エキスパンドテープ12A上に冶具板51によって整列された各LED素子チップ14の上面に仮固定部材としての粘着テープ19を貼着して仮固定する。次に、拡大エキスパンドテープ12Aに紫外線を照射して各LED素子チップ14と拡大エキスパンドテープ12Aとの粘着力を低下させた後に拡大エキスパンドテープ12Aを各LED素子チップ14から剥離して、図2(b)に示すように、粘着テープ19に仮固定されている各LED素子チップ14を回路基板16上に一括載置して圧着する。次に各LED素子チップ14から粘着テープ19を剥離して各LED素子チップ14を回路基板上に本圧着する。これによって、LED素子チップ14群が一括して回路基板16に電気的及び機械的に接合され実装される。なお、圧着には、超音波ヘッドを用いて超音波を加える超音波圧着等が好ましい。なお、回路基板16としては、ガラスエポキシ系又はシリコン系基板を用いることができる。シリコン系基板は熱伝導性が良く、LED素子チップ14の冷却効果に優れているため好ましい。   Next, as shown in FIG. 2A, adhesive tape 19 as a temporary fixing member is attached to the upper surface of each LED element chip 14 aligned by the jig plate 51 on the enlarged expanded tape 12A and temporarily fixed. . Next, the expanded expandable tape 12A is irradiated with ultraviolet rays to reduce the adhesive force between each LED element chip 14 and the expanded expandable tape 12A, and then the expanded expandable tape 12A is peeled off from each LED element chip 14 to obtain FIG. As shown in b), the LED element chips 14 temporarily fixed to the adhesive tape 19 are collectively placed on the circuit board 16 and bonded. Next, the adhesive tape 19 is peeled from each LED element chip 14, and each LED element chip 14 is finally pressure-bonded onto the circuit board. As a result, the LED element chips 14 are collectively and mechanically bonded and mounted on the circuit board 16. Note that for the pressure bonding, ultrasonic pressure bonding or the like in which ultrasonic waves are applied using an ultrasonic head is preferable. As the circuit board 16, a glass epoxy type or silicon type substrate can be used. A silicon substrate is preferable because it has good thermal conductivity and is excellent in the cooling effect of the LED element chip 14.

図5(a)は、冶具板51と回路基板16の位置決め方法を示す平面図、図5(b)は、図5(a)のA−A断面図である。図5に示すように、回路基板16に位置決め用ピン55a、55bを設け、この位置決め用ピン55a、55bに対応する冶具板51の位置に位置決め用孔53a53bを設けることで、冶具板51と回路基板16を簡単に位置合わせすることが出来、これによって、各LED素子チップ14と回路基板16とを精度良くの位置あわせすることができる。   Fig.5 (a) is a top view which shows the positioning method of the jig board 51 and the circuit board 16, FIG.5 (b) is AA sectional drawing of Fig.5 (a). As shown in FIG. 5, the positioning pins 55a and 55b are provided on the circuit board 16, and the positioning holes 53a53b are provided at the positions of the jig plate 51 corresponding to the positioning pins 55a and 55b. The board | substrate 16 can be aligned easily and, thereby, each LED element chip 14 and the circuit board 16 can be aligned accurately.

なお、前述の仮固定工程は、粘着テープ19に替えて、各LED素子チップ14を真空チャックテーブルで吸着して仮固定することもできる。このとき、図4に示すように、各LED素子チップ14を多孔質テフロンシート(登録商標)22を介して真空チャックテーブル21で吸着することが好ましい。多孔質テフロンシート(登録商標)22は、真空チャックテーブル21を各LED素子チップ14の吸着を解除する際、各LED素子チップ14の位置ずれ及びLED素子チップ14に生ずる傷を防止することができる。また、回路基板16に各LED素子チップ14を実装する際の各LED素子チップ14の高さのばらつきによる段差を緩和することができる。   In the temporary fixing step described above, each LED element chip 14 can be temporarily fixed by being sucked by a vacuum chuck table instead of the adhesive tape 19. At this time, as shown in FIG. 4, each LED element chip 14 is preferably adsorbed by a vacuum chuck table 21 via a porous Teflon sheet (registered trademark) 22. The porous Teflon sheet (registered trademark) 22 can prevent the displacement of the LED element chips 14 and the scratches generated on the LED element chips 14 when the vacuum chuck table 21 is released from the adsorption of the LED element chips 14. . Moreover, the level | step difference by the dispersion | variation in the height of each LED element chip 14 at the time of mounting each LED element chip 14 on the circuit board 16 can be eased.

次に、図2(c)に示すように、各LED素子チップ14から冶具板51を除去して回路基板16上にLED素子チップ14を覆うように封止樹脂部材18を形成する。封止樹脂部材18にはシリコン樹脂等の透光性絶縁材料が用いられ、各LED素子チップ14間に流入して充填した後、硬化させる。透光性絶縁材料としては、透光性であれば特に限定されるものではなく、エポキシ樹脂、ユリア樹脂、フッ素樹脂等を用いることができる。   Next, as shown in FIG. 2C, the jig plate 51 is removed from each LED element chip 14, and the sealing resin member 18 is formed on the circuit board 16 so as to cover the LED element chip 14. A light-transmitting insulating material such as a silicone resin is used for the sealing resin member 18, and it is cured after flowing between the LED element chips 14. The light-transmitting insulating material is not particularly limited as long as it is light-transmitting, and epoxy resin, urea resin, fluorine resin, or the like can be used.

次に、図2(d)に示すように、回路基板16と封止樹脂部材18とを所定の位置で縦横にフルダイシングして個々のLED素子20を形成する。以上のように、本実施形態によれば、回路基板に実装する工程において、多くのLED素子を一括して位置会わせすることが簡単に出来るため、位置精度に優れ、効率の良いLE素子の製造方法を実現することが出来る。   Next, as shown in FIG. 2D, the circuit board 16 and the sealing resin member 18 are fully diced vertically and horizontally at predetermined positions to form individual LED elements 20. As described above, according to the present embodiment, in the process of mounting on the circuit board, it is easy to position many LED elements at once, so that the LE element is excellent in positional accuracy and efficient. A manufacturing method can be realized.

図6は、第1の実施形態におけるLED素子の製造方法によって製造されたLED素子20を示す断面図である。図6に示すように、LED素子20は、ガラスエポキシ系の回路基板16の電極17a、17b上にLED素子チップ14が載置され、LED素子チップ14のパッド13a、13b(LED素子チップ14のアノード電極又はカソード電極)と回路基板16の電極17a、17bとがバンプ15によって接続されている。さらにLED素子チップ14及びバンプ15が回路基板16上に形成する封止樹脂部材18で封止され保護されている。なお、製造方法の説明では、LED素子チップ14及び回路基板16上の電極については、図示及び説明を省略した。また、バンプ15の材料としては、金(Au)、共晶ハンダ(Au−Sn)、Pb−Sn、鉛フリー半田等を用いることができる。本実施形態においては、共晶ハンダ(Au−Sn)を用いた。   FIG. 6 is a cross-sectional view showing the LED element 20 manufactured by the LED element manufacturing method according to the first embodiment. As shown in FIG. 6, in the LED element 20, the LED element chip 14 is placed on the electrodes 17a and 17b of the glass epoxy circuit board 16, and the pads 13a and 13b of the LED element chip 14 (of the LED element chip 14). Anode electrode or cathode electrode) and electrodes 17 a and 17 b of circuit board 16 are connected by bumps 15. Further, the LED element chip 14 and the bump 15 are sealed and protected by a sealing resin member 18 formed on the circuit board 16. In the description of the manufacturing method, illustration and description of the electrodes on the LED element chip 14 and the circuit board 16 are omitted. As the material of the bump 15, gold (Au), eutectic solder (Au—Sn), Pb—Sn, lead-free solder, or the like can be used. In this embodiment, eutectic solder (Au—Sn) is used.

図7は、開口部52を有する冶具板51に替えて、凹部62を有する冶具板61を用いた例を示す。図7に示すように、拡大エキスパンドテープ12A上の各LED素子チップ14側に凹部62を有する位置決め用の冶具板61を配置して、各LED素子チップ14を冶具板61の凹部62に挿入し拡大エキスパンドテープ12A上に冶具板61を配置する。その後、図3(a)に示した冶具板51と同様に矢印Aの方向に冶具板61を移動して各LED素子チップ14の角部14aを冶具板61の開口部62の隅部62aに当接させて各LED素子チップ14を位置決めして所定の位置に整列させる。その後、各LED素子チップ14が整列した状態で冶具板61を除去して、各LED素子チップ14の上面に粘着テープ19を貼着して固定して、回路基板16に実装する。   FIG. 7 shows an example in which a jig plate 61 having a recess 62 is used instead of the jig plate 51 having an opening 52. As shown in FIG. 7, a positioning jig plate 61 having a recess 62 is arranged on each LED element chip 14 side on the expanded expandable tape 12 </ b> A, and each LED element chip 14 is inserted into the recess 62 of the jig plate 61. A jig plate 61 is placed on the enlarged expanded tape 12A. Thereafter, the jig plate 61 is moved in the direction of arrow A in the same manner as the jig plate 51 shown in FIG. 3A, and the corner portions 14 a of the LED element chips 14 are moved to the corner portions 62 a of the openings 62 of the jig plate 61. Each LED element chip 14 is positioned by contact and aligned at a predetermined position. Thereafter, the jig plate 61 is removed in a state where the LED element chips 14 are aligned, and the adhesive tape 19 is attached and fixed to the upper surface of each LED element chip 14 and mounted on the circuit board 16.

図8は、凹部62を有する冶具板61を用いた他の例を示す。図8(a)に示すように、凹部62の開口側を上にして冶具板61を配置して、拡大エキスパンドテープ12A上の各LED素子チップ14を冶具板61の凹部62に挿入する。次に、拡大エキスパンドテープ12Aに紫外線を照射して各LED素子チップ14と拡大エキスパンドテープ12Aとの粘着力を低下させる。次に、図8(b)に示すように、拡大エキスパンドテープ12A側から突き出しピン29を貫通させて各LED素子チップ14を押して、拡大エキスパンドテープ12Aから各LED素子チップ14を冶具板61の凹部62に落下させる。なお、拡大エキスパンドテープ12Aに振動を与えて各LED素子チップ14を冶具板61の凹部62に落下させても良い。その後、図8(c)に示すように、開口部62の隅部62aが低くなるように冶具板61を傾けて各LED素子チップ14の角部14aを冶具板61の開口部62の隅部62aに当接させて各LED素子チップ14を位置決めして所定の位置に整列させる。このとき、冶具板61に振動を与えても良い。その後、各LED素子チップ14を前述の図4に示した多孔質テフロンシート(登録商標)22を介して真空チャックテーブル21で吸着して固定して回路基板16に実装する。   FIG. 8 shows another example using a jig plate 61 having a recess 62. As shown in FIG. 8A, the jig plate 61 is arranged with the opening side of the concave portion 62 facing upward, and each LED element chip 14 on the enlarged expanded tape 12 </ b> A is inserted into the concave portion 62 of the jig plate 61. Next, the expansion expandable tape 12A is irradiated with ultraviolet rays to reduce the adhesive force between each LED element chip 14 and the expanded expandable tape 12A. Next, as shown in FIG. 8B, each LED element chip 14 is pushed by penetrating the protruding pin 29 from the side of the expanded expandable tape 12A, and the LED element chip 14 is recessed from the expanded expandable tape 12A. Drop to 62. Alternatively, each of the LED element chips 14 may be dropped into the concave portion 62 of the jig plate 61 by applying vibration to the enlarged expanded tape 12A. Thereafter, as shown in FIG. 8C, the jig plate 61 is tilted so that the corner 62 a of the opening 62 is lowered, and the corner 14 a of each LED element chip 14 is turned to the corner of the opening 62 of the jig plate 61. Each LED element chip 14 is positioned by being brought into contact with 62a and aligned at a predetermined position. At this time, the jig plate 61 may be vibrated. Thereafter, each LED element chip 14 is sucked and fixed by the vacuum chuck table 21 via the porous Teflon sheet (registered trademark) 22 shown in FIG. 4 and mounted on the circuit board 16.

(第2の実施形態)
図9は第2実施形態におけるLED素子の製造工程を示す断面図である。本実施形態におけるLED素子の製造方法は、予め回路基板上に配置された位置決め用の冶具板の開口部に拡大エキスパンドテープ上の各LED素子チップを挿入して位置決めする例である。その他は第1の実施形態と同様であり、同じ構成要素については、同一符号を付与し説明を省略する。
(Second Embodiment)
FIG. 9 is a cross-sectional view showing a manufacturing process of the LED element in the second embodiment. The LED element manufacturing method according to the present embodiment is an example in which each LED element chip on the expanded expandable tape is inserted and positioned in an opening of a positioning jig plate previously arranged on a circuit board. Others are the same as those of the first embodiment, and the same components are given the same reference numerals and description thereof is omitted.

図9(a)に示すように、回路基板16上に位置決め用の冶具板51を配置する。この回路基板16と冶具板51との位置決めは、第1の実施形態の図5に示した例と同様である。次に、拡大エキスパンドテープ12A上の各LED素子チップ14を回路基板16上の冶具板51の開口部52に挿入する。次に、拡大エキスパンドテープ12Aに紫外線を照射して各LED素子チップ14と拡大エキスパンドテープ12Aとの粘着力を低下させる。次に、図9(b)に示すように、拡大エキスパンドテープ12Aを真空チャックテーブル21で吸着して固定して、図10に示すように矢印Aに示す方向、即ち、マトリックス状に配列されているLED素子チップ14のX方向に対して略45度方向に冶具板51を移動して、各LED素子チップ14の角部14aを冶具板51の開口部52の隅部52aに当接させて各LED素子チップ14を位置決めして、所定の位置に整列させる。なお、真空チャックテーブル21に替えて粘着テープを用いることもできる。   As shown in FIG. 9A, a positioning jig plate 51 is disposed on the circuit board 16. The positioning of the circuit board 16 and the jig plate 51 is the same as the example shown in FIG. 5 of the first embodiment. Next, each LED element chip 14 on the expanded expandable tape 12 </ b> A is inserted into the opening 52 of the jig plate 51 on the circuit board 16. Next, the expansion expandable tape 12A is irradiated with ultraviolet rays to reduce the adhesive force between each LED element chip 14 and the expanded expandable tape 12A. Next, as shown in FIG. 9 (b), the expanded expanded tape 12A is sucked and fixed by the vacuum chuck table 21, and is arranged in the direction indicated by the arrow A as shown in FIG. The jig plate 51 is moved in the direction of about 45 degrees with respect to the X direction of the LED element chip 14, and the corner portion 14 a of each LED element chip 14 is brought into contact with the corner portion 52 a of the opening 52 of the jig plate 51. Each LED element chip 14 is positioned and aligned at a predetermined position. In addition, it can replace with the vacuum chuck table 21 and can also use an adhesive tape.

次に、拡大エキスパンドテープ12Aを各LED素子チップ14から剥離して、各LED素子チップ14を回路基板上に圧着して実装する。その後の工程は、第1の実施形態と同様であり、説明は省略する。なお、拡大エキスパンドテープ12Aを各LED素子チップ14から剥離する方法の一例を図11に示す。図11に示すように、基板25における各LED素子チップ14と対応する位置に針状の凸部27を設け、凸部27で拡大エキスパンドテープ12Aを貫通して各LED素子チップ14を押圧した状態で拡大エキスパンドテープ12Aを各LED素子チップ14から剥離する。これにより、各LED素子チップ14の位置ずれ防止を確実にすることができる。本実施形態においても、第1の実施形態と同様の効果を得ることができる。   Next, the expanded expandable tape 12A is peeled from each LED element chip 14, and each LED element chip 14 is pressure-bonded and mounted on a circuit board. Subsequent processes are the same as those in the first embodiment, and a description thereof will be omitted. FIG. 11 shows an example of a method for peeling the enlarged expanded tape 12A from each LED element chip 14. As shown in FIG. 11, a needle-like convex portion 27 is provided at a position corresponding to each LED element chip 14 on the substrate 25, and each LED element chip 14 is pressed through the expanded tape 12 </ b> A by the convex portion 27. Then, the expanded expandable tape 12A is peeled off from each LED element chip 14. Thereby, the position shift prevention of each LED element chip 14 can be ensured. Also in this embodiment, the same effect as that of the first embodiment can be obtained.

なお、LED素子チップ14群を回路基板16に実装する手段として超音波を加えて電極同士を圧着して接合する例で説明したが、これに限定されるものではなく、加圧、加熱によって溶着して接合しても良い。   In addition, although demonstrated by the example which applies an ultrasonic wave as a means to mount LED element chip 14 group on the circuit board 16, and crimps electrodes together, it is not limited to this, It welds by pressurization and heating And may be joined.

11 LED素子ウエハー
12 エキスパンドテープ
12A エキスパンドされた拡大エキスパンドテープ
13a、13b パッド電極
14 LED素子チップ
14a LED素子チップの角部
15 バンプ
16 回路基板
17a、17b 回路基板の電極
18 封止樹脂部材
19 粘着テープ
20 LED素子
21 真空チャックテーブル
22 多孔質テフロンシート(登録商標)
25 基板
27 凸部
29 突き出しピン
51 冶具板
52 冶具板の開口部
52a 開口部の隅部
53a、53b 位置決め用孔
55a、55b 位置決め用ピン
61 冶具板
62 冶具板の凹部
62a 凹部の隅部
DESCRIPTION OF SYMBOLS 11 LED element wafer 12 Expanded tape 12A Expanded expansion expanded tape 13a, 13b Pad electrode 14 LED element chip 14a Corner | angular part 15 of LED element chip Bump 16 Circuit board 17a, 17b Circuit board electrode 18 Sealing resin member 19 Adhesive tape 20 LED element 21 Vacuum chuck table
22 Porous Teflon Sheet (registered trademark)
25 Substrate 27 Protruding portion 29 Ejecting pin 51 Jig plate 52 Jig plate opening 52a Opening corners 53a and 53b Positioning holes 55a and 55b Positioning pins 61 Jig plate 62 Jig plate concave portion 62a Recess corner

Claims (9)

エキスパンドテープ上に粘着したLED素子ウエハーを縦横に切断して各LED素子チップを形成し前記エキスパンドテープを所定の大きさまでエキスパンドする工程と、
前記エキスパンドされた拡大エキスパンドテープ上の各LED素子チップを位置決め用の冶具板の開口部に挿入し、前記各LED素子チップの角部を前記冶具板の開口部の隅部に当接させて前記各LED素子チップを所定の位置に整列させる位置決め工程と、
前記整列された各LED素子チップを回路基板上に載置して実装する工程と、
を少なくとも具備することを特徴とするLED素子の製造方法。
Cutting the LED element wafer adhered on the expanded tape vertically and horizontally to form each LED element chip and expanding the expanded tape to a predetermined size; and
Each LED element chip on the expanded expanded tape is inserted into an opening portion of a positioning jig plate, and a corner portion of each LED element chip is brought into contact with a corner portion of the opening portion of the jig plate. A positioning step of aligning each LED element chip at a predetermined position;
Mounting and mounting each of the aligned LED element chips on a circuit board;
The manufacturing method of the LED element characterized by including at least.
前記治具板を所定の方向に移動して前記各LED素子チップの角部を前記開口部の隅部に当接させて前記各LED素子チップを所定の位置に整列させる位置決め工程と、
前記整列された各LED素子チップの上面に仮固定部材を固定する工程と、
前記拡大エキスパンドテープを剥離し、前記仮固定部材に固定されている各LED素子チップを回路基板上に載置して圧着する圧着工程と、
前記各LED素子チップと前記仮固定部材との固定を解除して各LED素子チップを回路基板上に本圧着して実装する工程と、
を具備することを特徴とする請求項1に記載のLED素子の製造方法。
A positioning step of moving the jig plate in a predetermined direction to bring the corners of the LED element chips into contact with the corners of the opening and aligning the LED element chips at a predetermined position;
Fixing a temporary fixing member on the upper surface of each aligned LED element chip;
A pressure bonding step of peeling off the expanded expand tape, placing each LED element chip fixed to the temporary fixing member on a circuit board, and pressure bonding;
The step of releasing the fixation between each LED element chip and the temporary fixing member and finally mounting each LED element chip on a circuit board; and
The manufacturing method of the LED element of Claim 1 characterized by the above-mentioned.
前記整列された各LED素子チップの上面に仮固定部材を仮固定する工程は、前記整列された各LED素子チップの上面に粘着テープを粘着させて仮固定することを特徴とする請求項2に記載のLED素子の製造方法。   3. The process of temporarily fixing a temporary fixing member to the upper surface of each of the aligned LED element chips includes temporarily bonding an adhesive tape to the upper surface of each of the aligned LED element chips. The manufacturing method of the LED element of description. 前記整列された各LED素子チップの上面に仮固定部材を固定する工程は、前記各LED素子チップを真空チャックテーブルで吸着して仮固定することを特徴とする請求項2に記載のLED素子の製造方法。   3. The LED element according to claim 2, wherein in the step of fixing the temporary fixing member to the upper surface of the aligned LED element chips, the LED element chips are temporarily fixed by being sucked by a vacuum chuck table. Production method. 前記各LED素子チップを多孔質テフロンシート(登録商標)を介して真空チャックテーブルで吸着することを特徴とする請求項4に記載のLED素子の製造方法。   5. The method of manufacturing an LED element according to claim 4, wherein each of the LED element chips is adsorbed by a vacuum chuck table via a porous Teflon sheet (registered trademark). 前記回路基板上の所定の位置に前記位置決め用の冶具板を配置して、該冶具板の開口部に前記エキスパンドされた拡大エキスパンドテープ上の各LED素子チップを挿入する工程と、
前記拡大エキスパンドテープを真空チャックテーブルで吸着して所定の方向に移動して前記各LED素子チップの角部を前記冶具板の開口部の隅部に当接させて前記各LED素子チップを所定の位置に整列させる位置決め工程と、
前記拡大エキスパンドテープと前記真空チャックテーブルとの吸着を解除して前記拡大エキスパンドテープ上の各LED素子チップを回路基板上に載置して圧着する圧着工程と、
前記拡大エキスパンドテープを前記各LED素子チップから剥離し、各LED素子チップを回路基板上に本圧着して実装する工程と、
を具備することを特徴とする請求項1に記載のLED素子の製造方法。
Placing the positioning jig plate at a predetermined position on the circuit board, and inserting each LED element chip on the expanded expanded tape into the opening of the jig plate;
The expanding tape is adsorbed by a vacuum chuck table and moved in a predetermined direction so that the corners of the LED element chips are brought into contact with the corners of the opening of the jig plate so that the LED element chips are A positioning step to align with the position;
A pressure bonding step of releasing the adsorption between the expanded tape and the vacuum chuck table and placing each LED element chip on the expanded tape on a circuit board for pressure bonding;
Peeling the expanded expandable tape from the LED element chips, and mounting each LED element chip by pressure bonding on a circuit board;
The manufacturing method of the LED element of Claim 1 characterized by the above-mentioned.
前記拡大エキスパンドテープを前記各LED素子チップから剥離する工程は、剥離用冶具板に設ける凸部を前記拡大エキスパンドテープを貫通させて、前記凸部を前記各LED素子チップを押圧した状態で前記拡大エキスパンドテープを前記各LED素子チップから剥離することを特徴とする請求項6に記載のLED素子の製造方法。   The step of peeling the enlarged expandable tape from each LED element chip includes the step of passing the convex portion provided on the peeling jig plate through the enlarged expanded tape and pressing the convex portion against the LED element chip. The method of manufacturing an LED element according to claim 6, wherein the expanded tape is peeled from each of the LED element chips. 前記エキスパンドされた拡大エキスパンドテープに紫外線を照射して前記拡大エキスパンドテープの粘着力を低下させる工程を有することを特徴とする請求項1から請求項7のいずれか1項に記載のLED素子の製造方法。   The LED element manufacturing method according to any one of claims 1 to 7, further comprising a step of irradiating the expanded expanded tape with ultraviolet rays to reduce the adhesive strength of the expanded expandable tape. Method. 前記各LED素子チップから前記冶具板を除去して、前記回路基板上に前記LED素子チップを覆うように封止樹脂部材を形成し、前記回路基板と前記封止樹脂部材とを縦横に切断して個々のLED素子に分離する工程と、
を具備することを特徴とする請求項1から請求項8のいずれか1項に記載のLED素子の製造方法。
The jig plate is removed from each LED element chip, a sealing resin member is formed on the circuit board so as to cover the LED element chip, and the circuit board and the sealing resin member are cut vertically and horizontally. Separating the individual LED elements,
The manufacturing method of the LED element of any one of Claims 1-8 characterized by the above-mentioned.
JP2009251812A 2009-11-02 2009-11-02 LED element manufacturing method Active JP5350980B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009251812A JP5350980B2 (en) 2009-11-02 2009-11-02 LED element manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009251812A JP5350980B2 (en) 2009-11-02 2009-11-02 LED element manufacturing method

Publications (2)

Publication Number Publication Date
JP2011096961A true JP2011096961A (en) 2011-05-12
JP5350980B2 JP5350980B2 (en) 2013-11-27

Family

ID=44113556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009251812A Active JP5350980B2 (en) 2009-11-02 2009-11-02 LED element manufacturing method

Country Status (1)

Country Link
JP (1) JP5350980B2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014036060A (en) * 2012-08-07 2014-02-24 Sharp Corp Method and apparatus for manufacturing semiconductor device
KR20160059967A (en) * 2014-11-19 2016-05-27 린텍 가부시키가이샤 Aligning apparatus and aligning method
JP2016127115A (en) * 2014-12-26 2016-07-11 リンテック株式会社 Semiconductor device manufacturing method
WO2018003602A1 (en) * 2016-06-28 2018-01-04 リンテック株式会社 Alignment jig, alignment method, and transfer method
KR20180134886A (en) * 2016-04-14 2018-12-19 뮐바우어 게엠베하 운트 콤파니 카게 Electronic device alignment device, system and electronic part alignment method
JP2019036757A (en) * 2018-12-05 2019-03-07 日亜化学工業株式会社 Element implementation method and light-emitting device manufacturing method
WO2020136764A1 (en) * 2018-12-26 2020-07-02 日立化成株式会社 Method for manufacturing electronic component package
JP2020528660A (en) * 2017-07-18 2020-09-24 ルーメンス カンパニー リミテッド Light emitting diode module manufacturing equipment and method
CN113192851A (en) * 2021-04-29 2021-07-30 长沙新雷半导体科技有限公司 Wafer packaging method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10144631A (en) * 1996-11-06 1998-05-29 Citizen Electron Co Ltd Semiconductor chip and its manufacture
JPH10229220A (en) * 1996-12-10 1998-08-25 Stanley Electric Co Ltd Manufacture of chip mount light-emitting diode
JPH11177147A (en) * 1997-12-16 1999-07-02 Rohm Co Ltd Photo-semiconductor module and its manufacturing method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10144631A (en) * 1996-11-06 1998-05-29 Citizen Electron Co Ltd Semiconductor chip and its manufacture
JPH10229220A (en) * 1996-12-10 1998-08-25 Stanley Electric Co Ltd Manufacture of chip mount light-emitting diode
JPH11177147A (en) * 1997-12-16 1999-07-02 Rohm Co Ltd Photo-semiconductor module and its manufacturing method

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014036060A (en) * 2012-08-07 2014-02-24 Sharp Corp Method and apparatus for manufacturing semiconductor device
KR20160059967A (en) * 2014-11-19 2016-05-27 린텍 가부시키가이샤 Aligning apparatus and aligning method
JP2016100413A (en) * 2014-11-19 2016-05-30 リンテック株式会社 Arrangement device and arrangement method
KR102419700B1 (en) * 2014-11-19 2022-07-11 린텍 가부시키가이샤 Aligning apparatus and aligning method
TWI681481B (en) * 2014-11-19 2020-01-01 日商琳得科股份有限公司 Array device and method
TWI676210B (en) * 2014-12-26 2019-11-01 日商琳得科股份有限公司 Semiconductor device manufacturing method
JP2016127115A (en) * 2014-12-26 2016-07-11 リンテック株式会社 Semiconductor device manufacturing method
CN109075116A (en) * 2016-04-14 2018-12-21 米尔鲍尔有限两合公司 For being directed at the devices, systems, and methods of electronic component
KR20180134886A (en) * 2016-04-14 2018-12-19 뮐바우어 게엠베하 운트 콤파니 카게 Electronic device alignment device, system and electronic part alignment method
CN109075116B (en) * 2016-04-14 2023-03-24 米尔鲍尔有限两合公司 Apparatus, system and method for aligning electronic components
KR102186430B1 (en) * 2016-04-14 2020-12-03 뮐바우어 게엠베하 운트 콤파니 카게 Device, system and electronic component alignment methods for electronic component alignment
JP2019514220A (en) * 2016-04-14 2019-05-30 ミュールバウアー ゲゼルシャフト ミット ベシュレンクテル ハフツング ウント コンパニー コマンディトゲゼルシャフト Apparatus, system and method for positioning electronic components
CN109417045A (en) * 2016-06-28 2019-03-01 琳得科株式会社 Alignment jig, alignment method and transfer adhering method
WO2018003602A1 (en) * 2016-06-28 2018-01-04 リンテック株式会社 Alignment jig, alignment method, and transfer method
CN109417045B (en) * 2016-06-28 2023-06-23 琳得科株式会社 Alignment jig, alignment method and transfer bonding method
KR20190021223A (en) * 2016-06-28 2019-03-05 린텍 가부시키가이샤 Alignment jig, alignment method and electrodeposition method
JPWO2018003602A1 (en) * 2016-06-28 2019-04-11 リンテック株式会社 Alignment jig, alignment method and transfer method
TWI730129B (en) * 2016-06-28 2021-06-11 日商琳得科股份有限公司 Manufacturing method of semiconductor device
KR102413733B1 (en) * 2016-06-28 2022-06-27 린텍 가부시키가이샤 Alignment Jigs, Alignment Methods and Electrodeposition Methods
JP7096261B2 (en) 2017-07-18 2022-07-05 ルーメンス カンパニー リミテッド Light emitting diode module manufacturing equipment and method
JP2020528660A (en) * 2017-07-18 2020-09-24 ルーメンス カンパニー リミテッド Light emitting diode module manufacturing equipment and method
JP2019036757A (en) * 2018-12-05 2019-03-07 日亜化学工業株式会社 Element implementation method and light-emitting device manufacturing method
JPWO2020136764A1 (en) * 2018-12-26 2021-09-09 昭和電工マテリアルズ株式会社 Manufacturing method of electronic component package
WO2020136764A1 (en) * 2018-12-26 2020-07-02 日立化成株式会社 Method for manufacturing electronic component package
TWI819172B (en) * 2018-12-26 2023-10-21 日商力森諾科股份有限公司 Manufacturing method of electronic component packaging
CN113192851A (en) * 2021-04-29 2021-07-30 长沙新雷半导体科技有限公司 Wafer packaging method
CN113192851B (en) * 2021-04-29 2024-03-29 长沙新雷半导体科技有限公司 Wafer packaging method

Also Published As

Publication number Publication date
JP5350980B2 (en) 2013-11-27

Similar Documents

Publication Publication Date Title
JP5350980B2 (en) LED element manufacturing method
JP5518502B2 (en) Manufacturing method of light emitting diode
KR100618837B1 (en) Method for forming thin wafer stack for wafer level package
US8546244B2 (en) Method of manufacturing semiconductor device
JP4757398B2 (en) Manufacturing method of semiconductor device
JP2002076040A (en) Semiconductor device and manufacturing method thereof
KR20030010549A (en) Method of separating semiconductor dies from a wafer
JP2010177225A (en) Manufacturing method of surface-mounted light emitting element
JP2009289959A (en) Bonder and bonding method
JP2013120767A (en) Semiconductor device manufacturing method
JP2016152329A (en) Chip pickup device and chip pickup method
JP2007165740A (en) Method of manufacturing semiconductor device
JP4057875B2 (en) Manufacturing method of semiconductor device
JP5023664B2 (en) Manufacturing method of semiconductor device
JP2013171916A (en) Semiconductor device manufacturing method
JP2012104644A (en) Wafer cutting method and wafer cutting device
JP2012059829A (en) Peeling device for semiconductor chip, die-bonding apparatus, peeling method for semiconductor chip, and method of manufacturing semiconductor device
JP2013004528A (en) Semiconductor device and manufacturing method of the same
TWI484546B (en) Flip-chip bonding process for compensating die thickness
JP5003651B2 (en) Manufacturing method of heat dissipation structure
JP2013016577A (en) Method of manufacturing semiconductor device
JP2009246079A (en) Semiconductor package and method of manufacturing the same
JP2011187699A (en) Semiconductor device and method of manufacturing the same
JP2006237504A (en) Semiconductor chip stripper and process for manufacturing semiconductor device employing it
JP2017139365A (en) Semiconductor package manufacturing method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20121001

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130605

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130820

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130822

R150 Certificate of patent or registration of utility model

Ref document number: 5350980

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250