JP2011096886A - Soldering structure - Google Patents

Soldering structure Download PDF

Info

Publication number
JP2011096886A
JP2011096886A JP2009250205A JP2009250205A JP2011096886A JP 2011096886 A JP2011096886 A JP 2011096886A JP 2009250205 A JP2009250205 A JP 2009250205A JP 2009250205 A JP2009250205 A JP 2009250205A JP 2011096886 A JP2011096886 A JP 2011096886A
Authority
JP
Japan
Prior art keywords
land
solder
substrate
soldering
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009250205A
Other languages
Japanese (ja)
Other versions
JP5165663B2 (en
Inventor
Tetsuya Nishino
哲也 西野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RB Controls Co Ltd
Original Assignee
RB Controls Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RB Controls Co Ltd filed Critical RB Controls Co Ltd
Priority to JP2009250205A priority Critical patent/JP5165663B2/en
Publication of JP2011096886A publication Critical patent/JP2011096886A/en
Application granted granted Critical
Publication of JP5165663B2 publication Critical patent/JP5165663B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To solve the problem, wherein when solder piled up on a land is less in flow soldering, there is a possibility of solder cracks being generated thereafter, and when an external force is applied to a lead wire soldered to a land, there is the possibility of peel off the land from a substrate. <P>SOLUTION: In an attitude with an electrode on an end portion of a chip component located on a land, the chip component is directly stuck to a substrate without the interference of the land, so that an amount larger than that of other portions is piled up on a space between the electrode of the chip component and the conductor by flow soldering. <P>COPYRIGHT: (C)2011,JPO&INPIT

Description

本発明は、基板に被着されたランドに導電体を半田付けするための半田付け構造に関する。   The present invention relates to a soldering structure for soldering a conductor to a land attached to a substrate.

基板の表面に銅箔などの導電性金属泊を被着してランドを形成し、そのランドの中央に貫通口を設け、その貫通口にリード線などの導電体を挿通した状態でランドと導電体とを半田付けすることが行われている。   A conductive metal stay such as copper foil is deposited on the surface of the board to form a land, and a through hole is provided in the center of the land, and a conductor such as a lead wire is inserted into the through hole. Soldering the body is done.

この半田付けには、溶融した半田槽の表面にランド側の面が接触するように移動させることによって、ランドに半田を乗せるフロー式の半田付けが行われる。半田はランドに接触するとランドに付着して表面張力によって盛り上がるが、半田槽からランドへ移る半田の量が少ないと、ランドと導電体との間をつなぐ半田の量が少なくなる。すると、導電体に機械的な外力が作用したり、繰り返して温度変化が作用すると、半田が割れて故障の原因となる。   For this soldering, flow type soldering is performed in which solder is placed on the land by moving the land so that the surface on the land side contacts the surface of the molten solder bath. When the solder comes into contact with the land, it adheres to the land and rises due to surface tension. However, if the amount of solder transferred from the solder bath to the land is small, the amount of solder connecting the land and the conductor is small. Then, when a mechanical external force is applied to the conductor or a temperature change is repeatedly applied, the solder breaks and causes a failure.

そこで、従来はフロー式の半田付けが行われた後に、手作業によって半田を追加して盛る作業が行われていた(例えば、特許文献1参照)。   Therefore, conventionally, after flow-type soldering has been performed, an operation of adding and adding solder manually has been performed (for example, see Patent Document 1).

特開平9−321417号公報(段落0008)JP-A-9-32417 (paragraph 0008)

上記従来のものでは、半田を盛るべきランドに目印を付けているが、あくまで半田を盛る作業を手作業で行うため、作業工数がかかり、かつ、半田を確実に所望するランドすべてに盛ることができる保証がない。   In the above-mentioned conventional ones, the lands to be soldered are marked. However, since the work of soldering is performed manually, it takes a lot of work and the solder can be reliably deposited on all desired lands. There is no guarantee that can be done.

また、半田によってランドに連結される導電体に外力が作用すると、半田が割れる他に、ランドが基板からはがれるという不具合が生じるおそれがあるが、ランドに半田を盛るだけではランドがはがれるという不具合を解消することはできない。   Also, if an external force acts on the conductor connected to the land by solder, there is a risk that the land will peel off from the board in addition to cracking the solder, but if the solder is only deposited on the land, the land will be peeled off. It cannot be resolved.

そこで本発明は、上記の問題点に鑑み、手作業で半田を盛ることなく必要な量の半田をランドに付着させることができ、同時にランドのはがれを防止することのできる半田付け構造を提供することを課題とする。   Therefore, in view of the above problems, the present invention provides a soldering structure capable of attaching a necessary amount of solder to a land without manually depositing solder, and at the same time preventing peeling of the land. This is the issue.

上記課題を解決するために本発明による半田付け構造は、基板の表面に導電性金属箔からなるランドが被着され、このランドの中央部分に形成された貫通口に挿通される導電体をランドに半田付けする半田付け構造において、チップ部品の端部の電極がランド上に位置する姿勢で、チップ部品をランドを介さず直接基板に対して接着し、フロー半田することによってチップ部品の電極と上記導電体との間に、他の部分より多くの半田を盛るようにしたことを特徴とする。   In order to solve the above-mentioned problems, the soldering structure according to the present invention is such that a land made of a conductive metal foil is attached to the surface of a substrate, and a conductor inserted through a through-hole formed in the central portion of the land is a land. In the soldering structure for soldering to the chip component, the chip component electrode is bonded directly to the substrate without passing through the land in a posture in which the electrode at the end of the chip component is positioned on the land, and the chip component electrode and It is characterized in that more solder is deposited between the conductor and the other parts.

チップ部品の端部には電極があるので、半田槽内の半田はランドとこの電極との間に移動する。一方、ランドと導電体との間にも同様に半田が移動するので、チップ部品の電極と導電体との間には、電極が設けられていない他の部分より多くの量の半田が盛られることになる。また、チップ部品は基板に対して接着されているので、ランドがはがれる要項に外力が作用してもチップ部品がランドを押さえてランドがはがれることが防止される。   Since there is an electrode at the end of the chip component, the solder in the solder bath moves between the land and this electrode. On the other hand, since solder also moves between the land and the conductor, a larger amount of solder is deposited between the electrode of the chip component and the conductor than in other parts where no electrode is provided. It will be. Further, since the chip component is bonded to the substrate, even if an external force is applied to the essential point where the land is peeled off, it is possible to prevent the chip component from pressing the land and peeling off the land.

なお、具体的には、上記ランドに、貫通口を囲むように複数の窓部を基板が露出するように形成し、これら窓部内に接着剤を注入して、上記チップ部品を接着することが望ましい。   Specifically, a plurality of windows are formed on the land so as to surround the through hole so that the substrate is exposed, and an adhesive is injected into the windows to bond the chip components. desirable.

以上の説明から明らかなように、本発明は、フロー半田する前にチップ部品を実装しておくことにより、フロー半田の後に手作業によって半田を追加する作業を行う必要がない。さらに、ランドが基板からはがれることが防止される。   As is apparent from the above description, the present invention eliminates the need to manually add solder after flow soldering by mounting chip components before flow soldering. Further, the land is prevented from peeling off the substrate.

本発明の一実施の形態の構成を示す図The figure which shows the structure of one embodiment of this invention ランド上の半田の形状を示す断面図Sectional view showing shape of solder on land 他の実施の形態を示す図The figure which shows other embodiment.

図1および図2を参照して、1は絶縁性の基板であり、少なくとも片面に銅箔からなるランド2が形成されている。図示のものではランド2は独立しているが適宜他のランドに接続されている。   1 and 2, reference numeral 1 denotes an insulating substrate, and a land 2 made of copper foil is formed on at least one side. In the illustrated example, the land 2 is independent, but is appropriately connected to another land.

このランド2には中心に貫通口22が形成されており、また、波線21で示す円形の範囲の外側にソルダーレジストを塗布して半田が付着しないようにした。さらに、波線21に接して波線21の外側に位置するように4個の窓部3を形成した。この窓部3には接着剤が塗布され、チップ抵抗4が接着される。窓部3はランド2を貫通しており、窓部3内に基板1の表面が露出している。従って、チップ抵抗4は接着剤6によって基板1に対して接着されることになる。   The land 2 has a through-hole 22 at the center, and a solder resist is applied outside the circular area indicated by the wavy line 21 so that the solder does not adhere. Further, four window portions 3 were formed so as to be in contact with the wavy line 21 and located outside the wavy line 21. An adhesive is applied to the window portion 3 to bond the chip resistor 4. The window 3 passes through the land 2, and the surface of the substrate 1 is exposed in the window 3. Therefore, the chip resistor 4 is bonded to the substrate 1 by the adhesive 6.

チップ抵抗4の両端にはおのおの電極41,42が形成されており、一方の電極41が波線21の内側になるように接着する。なお、上記貫通口22には導電体であるリード線5が裏側から挿通されている。   Electrodes 41 and 42 are formed at both ends of the chip resistor 4, and one electrode 41 is bonded so as to be inside the wavy line 21. A lead wire 5 as a conductor is inserted through the through-hole 22 from the back side.

この状態で、ランド2が被着されている面に溶融した半田が接触するように基板1を半田槽上を流すことによって、フロー半田を行う。すると、溶融した半田はチップ抵抗4の電極41とランド2の波線21の内側の範囲とリード線5とに付着し、半田付けが行われる。   In this state, flow soldering is performed by flowing the substrate 1 over the solder bath so that the molten solder contacts the surface to which the lands 2 are attached. Then, the melted solder adheres to the electrode 41 of the chip resistor 4, the area inside the wavy line 21 of the land 2 and the lead wire 5, and soldering is performed.

半田付けされた状態は図2に示すように、電極41とリード線5との間に厚く半田7が盛られた状態になる。このように、半田7が厚く盛られることにより、半田割れが防止される。また、リード線5に外力が作用してランド2が基板1からはがれようとしても、チップ抵抗4が基板1に対して接着されているので、接着剤6の接着力によって基板1からランド2がはがれることが防止される。   As shown in FIG. 2, the soldered state is a state in which the solder 7 is thickly stacked between the electrode 41 and the lead wire 5. Thus, solder cracking is prevented by thickly depositing the solder 7. Further, even if an external force acts on the lead wire 5 and the land 2 tends to peel from the substrate 1, the chip resistor 4 is adhered to the substrate 1, so that the land 2 is separated from the substrate 1 by the adhesive force of the adhesive 6. It is prevented from peeling off.

ところで、上記実施の形態では、チップ抵抗4の一方の電極41のみを使用したが、図3に示すように、ランド2にU字状の切欠き23を形成し、この切欠き23に接着剤を塗布するとともにチップ抵抗4の両側の電極41,42がともにランド2に半田付けされるようにしてもよい。   In the above embodiment, only one electrode 41 of the chip resistor 4 is used. However, as shown in FIG. 3, a U-shaped notch 23 is formed in the land 2, and an adhesive is formed in the notch 23. The electrodes 41 and 42 on both sides of the chip resistor 4 may be soldered to the land 2 together.

なお、上記実施に形態ではチップ抵抗4を用いたが、チップコンデンサ用の他のチップ部品でもよく、あるいは両端に電極のみを有するダミーのチップ部品を別途製作して使用してもかまわない。   In the above embodiment, the chip resistor 4 is used. However, other chip parts for chip capacitors may be used, or dummy chip parts having only electrodes at both ends may be separately manufactured and used.

なお、本発明は上記した形態に限定されるものではなく、本発明の要旨を逸脱しない範囲内において種々の変更を加えてもかまわない。   In addition, this invention is not limited to an above-described form, You may add a various change in the range which does not deviate from the summary of this invention.

1 基板
2 ランド
3 窓部
4 チップ抵抗
5 リード線
6 接着剤
7 半田
22 貫通口
DESCRIPTION OF SYMBOLS 1 Board | substrate 2 Land 3 Window part 4 Chip resistance 5 Lead wire 6 Adhesive 7 Solder 22 Through-hole

Claims (2)

基板の表面に導電性金属箔からなるランドが被着され、このランドの中央部分に形成された貫通口に挿通される導電体をランドに半田付けする半田付け構造において、チップ部品の端部の電極がランド上に位置する姿勢で、チップ部品をランドを介さず直接基板に対して接着し、フロー半田することによってチップ部品の電極と上記導電体との間に、他の部分より多くの半田を盛るようにしたことを特徴とする半田付け構造。   In a soldering structure in which a land made of a conductive metal foil is attached to the surface of a substrate and a conductor inserted through a through hole formed in the center portion of the land is soldered to the land, With the electrode positioned on the land, the chip component is directly bonded to the substrate without going through the land, and by soldering, the solder between the electrode of the chip component and the conductor is more soldered than the other parts. Soldering structure characterized by the fact that it is made to meet the requirements. 上記ランドに、貫通口を囲むように複数の窓部を基板が露出するように形成し、これら窓部内に接着剤を注入して、上記チップ部品を接着したことを特徴とする請求項1に記載の半田付け構造。   2. The chip according to claim 1, wherein a plurality of window portions are formed on the land so as to surround a through-hole so that the substrate is exposed, and an adhesive is injected into the window portions to bond the chip parts. The described soldering structure.
JP2009250205A 2009-10-30 2009-10-30 Soldering structure Active JP5165663B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009250205A JP5165663B2 (en) 2009-10-30 2009-10-30 Soldering structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009250205A JP5165663B2 (en) 2009-10-30 2009-10-30 Soldering structure

Publications (2)

Publication Number Publication Date
JP2011096886A true JP2011096886A (en) 2011-05-12
JP5165663B2 JP5165663B2 (en) 2013-03-21

Family

ID=44113492

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009250205A Active JP5165663B2 (en) 2009-10-30 2009-10-30 Soldering structure

Country Status (1)

Country Link
JP (1) JP5165663B2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07240576A (en) * 1994-03-02 1995-09-12 Sanyo Electric Co Ltd Printed wiring board
JP2003069208A (en) * 2001-08-22 2003-03-07 Funai Electric Co Ltd Structure for soldering part onto printed board
JP2005093840A (en) * 2003-09-19 2005-04-07 Hitachi Ltd Printed wiring board and mobile terminal using the same
JP2006012873A (en) * 2004-06-22 2006-01-12 Matsushita Electric Ind Co Ltd Electronic controller

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07240576A (en) * 1994-03-02 1995-09-12 Sanyo Electric Co Ltd Printed wiring board
JP2003069208A (en) * 2001-08-22 2003-03-07 Funai Electric Co Ltd Structure for soldering part onto printed board
JP2005093840A (en) * 2003-09-19 2005-04-07 Hitachi Ltd Printed wiring board and mobile terminal using the same
JP2006012873A (en) * 2004-06-22 2006-01-12 Matsushita Electric Ind Co Ltd Electronic controller

Also Published As

Publication number Publication date
JP5165663B2 (en) 2013-03-21

Similar Documents

Publication Publication Date Title
TW200906245A (en) Printed circuit board and manufacturing method thereof
JP2009117661A (en) Printed circuit board
JP6109078B2 (en) Electronic device tape with enhanced lead cracks
JP5165663B2 (en) Soldering structure
JP4756169B2 (en) Ceramic circuit board and manufacturing method thereof
JP2008166432A (en) Solder jointing portion less apt to generate cracks, electronic component on circuit substrate having same solder connecting portion, semiconductor device, and manufacturing method of the electronic component
JP2008159671A (en) Printed wiring board, and electronic apparatus
JP2008227055A (en) Circuit board
JP6361102B2 (en) Semiconductor device and flexible circuit board
WO2017221419A1 (en) Circuit board, method for manufacturing same, and electronic device
JP2013069844A (en) Printed wiring board and method of manufacturing the same
JP4564441B2 (en) Circuit board
JP2008060133A (en) Surface-mounting resin-made hollow package, and semiconductor device employing the same
JP2007066998A (en) Wiring board
JP4872736B2 (en) How to connect electronic devices
JP2012150953A (en) Connector connection structure and method of manufacturing the same
JP4039674B2 (en) Manufacturing method of wire bonding
JP6121830B2 (en) Wiring board
JP2005011929A (en) Electronic component and its manufacturing process
JP2012094768A (en) Wiring board and mounting structure with electronic component mounting on the wiring board
JP5104716B2 (en) Manufacturing method of electronic device
JP2007123475A (en) Circuit board
JP2011100866A (en) Thin-film circuit board having leads and connection method therefor
JP2007180078A (en) Printed circuit board
JP2007081003A (en) Electronic instrument

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110801

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120926

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121002

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121130

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121218

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121219

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151228

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5165663

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250