JP2011035140A - 半導体装置及びその製造方法 - Google Patents

半導体装置及びその製造方法 Download PDF

Info

Publication number
JP2011035140A
JP2011035140A JP2009179541A JP2009179541A JP2011035140A JP 2011035140 A JP2011035140 A JP 2011035140A JP 2009179541 A JP2009179541 A JP 2009179541A JP 2009179541 A JP2009179541 A JP 2009179541A JP 2011035140 A JP2011035140 A JP 2011035140A
Authority
JP
Japan
Prior art keywords
scribe
semiconductor device
region
layer
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009179541A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011035140A5 (enExample
Inventor
Daisuke Ikeda
大助 池田
Hideaki Yoshimi
英章 吉見
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
System Solutions Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Sanyo Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd, Sanyo Semiconductor Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP2009179541A priority Critical patent/JP2011035140A/ja
Publication of JP2011035140A publication Critical patent/JP2011035140A/ja
Publication of JP2011035140A5 publication Critical patent/JP2011035140A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Dicing (AREA)
JP2009179541A 2009-07-31 2009-07-31 半導体装置及びその製造方法 Pending JP2011035140A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009179541A JP2011035140A (ja) 2009-07-31 2009-07-31 半導体装置及びその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009179541A JP2011035140A (ja) 2009-07-31 2009-07-31 半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
JP2011035140A true JP2011035140A (ja) 2011-02-17
JP2011035140A5 JP2011035140A5 (enExample) 2012-09-06

Family

ID=43763922

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009179541A Pending JP2011035140A (ja) 2009-07-31 2009-07-31 半導体装置及びその製造方法

Country Status (1)

Country Link
JP (1) JP2011035140A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014017349A (ja) * 2012-07-09 2014-01-30 Fujitsu Semiconductor Ltd 半導体装置、基板の製造方法およびシステム
CN105140200A (zh) * 2015-07-22 2015-12-09 华进半导体封装先导技术研发中心有限公司 晶圆级凸点封装结构的制作方法
EP4283664A1 (en) * 2022-05-24 2023-11-29 MediaTek Inc. Wafer level chip scale package with sidewall protection

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07201641A (ja) * 1993-12-29 1995-08-04 Murata Mfg Co Ltd 積層セラミック電子部品の製造方法
JP2002164240A (ja) * 2000-11-27 2002-06-07 Koa Corp 積層チップ部品及びその製造方法
JP2005268414A (ja) * 2004-03-17 2005-09-29 Mitsubishi Electric Corp 多層セラミック基板およびその製造方法
JP2009099838A (ja) * 2007-10-18 2009-05-07 Nec Electronics Corp 半導体装置およびその製造方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07201641A (ja) * 1993-12-29 1995-08-04 Murata Mfg Co Ltd 積層セラミック電子部品の製造方法
JP2002164240A (ja) * 2000-11-27 2002-06-07 Koa Corp 積層チップ部品及びその製造方法
JP2005268414A (ja) * 2004-03-17 2005-09-29 Mitsubishi Electric Corp 多層セラミック基板およびその製造方法
JP2009099838A (ja) * 2007-10-18 2009-05-07 Nec Electronics Corp 半導体装置およびその製造方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014017349A (ja) * 2012-07-09 2014-01-30 Fujitsu Semiconductor Ltd 半導体装置、基板の製造方法およびシステム
CN105140200A (zh) * 2015-07-22 2015-12-09 华进半导体封装先导技术研发中心有限公司 晶圆级凸点封装结构的制作方法
EP4283664A1 (en) * 2022-05-24 2023-11-29 MediaTek Inc. Wafer level chip scale package with sidewall protection

Similar Documents

Publication Publication Date Title
US8502393B2 (en) Chip package and method for forming the same
KR100938970B1 (ko) 반도체 장치 및 그 제조 방법
CN102668050B (zh) 穿硅过孔保护环
US8716853B2 (en) Extended redistribution layers bumped wafer
KR100852597B1 (ko) 반도체 장치의 제조 방법
US9917010B2 (en) Semiconductor device manufacturing method
CN102272903A (zh) 半导体装置及其制造方法
JP2009032929A (ja) 半導体装置及びその製造方法
KR20110101068A (ko) 반도체 장치의 제조 방법 및 반도체 장치
KR20090131258A (ko) 반도체 장치 및 반도체 장치의 제조 방법
KR20060046191A (ko) 반도체 장치의 제조 방법 및 반도체 기판용 지지 구조체
KR100840502B1 (ko) 반도체 장치 및 그 제조 방법
US9269676B2 (en) Through silicon via guard ring
JP2008532307A (ja) 半導体パッケージ及び作成パッケージを製造する方法
JP2008532307A5 (enExample)
JP2008277709A (ja) 半導体装置の製造方法
JP2011035140A (ja) 半導体装置及びその製造方法
KR20090123280A (ko) 반도체 칩 패키지의 제조 방법, 반도체 웨이퍼 및 그 절단방법
CN100452367C (zh) 具有密封膜的芯片尺寸的半导体装置及其制造方法
JP2011171644A (ja) 半導体装置及びその製造方法
JP2013065582A (ja) 半導体ウエハ及び半導体装置並びに半導体装置の製造方法
JP2011014604A (ja) 半導体装置及びその製造方法
JP4619308B2 (ja) 半導体装置の製造方法及び支持テープ
JP2011014603A (ja) 半導体装置及びその製造方法
KR100817050B1 (ko) 웨이퍼 레벨의 반도체 칩 패키지의 제조방법

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20110606

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120723

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120723

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20130218

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130408

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130509

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130514

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20131015