|
JPWO2011013351A1
(ja)
*
|
2009-07-30 |
2013-01-07 |
パナソニック株式会社 |
アクセス装置およびメモリコントローラ
|
|
US8601202B1
(en)
*
|
2009-08-26 |
2013-12-03 |
Micron Technology, Inc. |
Full chip wear leveling in memory device
|
|
US8607089B2
(en)
|
2011-05-19 |
2013-12-10 |
Intel Corporation |
Interface for storage device access over memory bus
|
|
US8671299B2
(en)
*
|
2011-05-26 |
2014-03-11 |
Google Inc. |
Delaying the initiation of transitioning to a lower power mode by placing a computer system into an intermediate power mode between a normal power mode and the lower power mode
|
|
US9767056B2
(en)
|
2011-07-06 |
2017-09-19 |
Telefonaktiebolaget Lm Ericsson (Publ) |
Method for controlling transaction exchanges between two integrated circuits
|
|
US9294224B2
(en)
|
2011-09-28 |
2016-03-22 |
Intel Corporation |
Maximum-likelihood decoder in a memory controller for synchronization
|
|
WO2013048467A1
(en)
|
2011-09-30 |
2013-04-04 |
Intel Corporation |
Generation of far memory access signals based on usage statistic tracking
|
|
EP2761466B1
(en)
|
2011-09-30 |
2020-08-05 |
Intel Corporation |
Apparatus and method for implementing a multi-level memory hierarchy
|
|
CN103946816B
(zh)
|
2011-09-30 |
2018-06-26 |
英特尔公司 |
作为传统大容量存储设备的替代的非易失性随机存取存储器（nvram）
|
|
CN103946814B
(zh)
|
2011-09-30 |
2017-06-06 |
英特尔公司 |
计算机系统中的非易失性随机存取存储器的自主初始化
|
|
CN104025060B
(zh)
|
2011-09-30 |
2017-06-27 |
英特尔公司 |
支持近存储器和远存储器访问的存储器通道
|
|
EP2761464B1
(en)
|
2011-09-30 |
2018-10-24 |
Intel Corporation |
Apparatus and method for implementing a multi-level memory hierarchy having different operating modes
|
|
WO2013048500A1
(en)
|
2011-09-30 |
2013-04-04 |
Intel Corporation |
Apparatus and method for implementing a multi-level memory hierarchy over common memory channels
|
|
WO2013048491A1
(en)
|
2011-09-30 |
2013-04-04 |
Intel Corporation |
Apparatus, method and system that stores bios in non-volatile random access memory
|
|
US9298607B2
(en)
|
2011-11-22 |
2016-03-29 |
Intel Corporation |
Access control for non-volatile random access memory across platform agents
|
|
US9829951B2
(en)
|
2011-12-13 |
2017-11-28 |
Intel Corporation |
Enhanced system sleep state support in servers using non-volatile random access memory
|
|
CN104106057B
(zh)
|
2011-12-13 |
2018-03-30 |
英特尔公司 |
用非易失性随机存取存储器提供对休眠状态转变的即时响应的方法和系统
|
|
WO2013095385A1
(en)
|
2011-12-20 |
2013-06-27 |
Intel Corporation |
Apparatus and method for phase change memory drift management
|
|
US10795823B2
(en)
|
2011-12-20 |
2020-10-06 |
Intel Corporation |
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy
|
|
US9448922B2
(en)
|
2011-12-21 |
2016-09-20 |
Intel Corporation |
High-performance storage structures and systems featuring multiple non-volatile memories
|
|
WO2013095530A1
(en)
|
2011-12-22 |
2013-06-27 |
Intel Corporation |
Efficient pcms refresh mechanism background
|
|
GB2513748B
(en)
|
2011-12-22 |
2020-08-19 |
Intel Corp |
Power conservation by way of memory channel shutdown
|
|
CN104137084B
(zh)
|
2011-12-28 |
2017-08-11 |
英特尔公司 |
提高耐久性和抗攻击性的用于pcm缓存的有效动态随机化地址重映射
|
|
US9152428B2
(en)
|
2012-09-28 |
2015-10-06 |
Intel Corporation |
Alternative boot path support for utilizing non-volatile memory devices
|
|
US9329990B2
(en)
*
|
2013-01-11 |
2016-05-03 |
Micron Technology, Inc. |
Host controlled enablement of automatic background operations in a memory device
|
|
US9753487B2
(en)
|
2013-03-14 |
2017-09-05 |
Micron Technology, Inc. |
Serial peripheral interface and methods of operating same
|
|
US9195406B2
(en)
|
2013-06-28 |
2015-11-24 |
Micron Technology, Inc. |
Operation management in a memory device
|
|
US9459676B2
(en)
*
|
2013-10-28 |
2016-10-04 |
International Business Machines Corporation |
Data storage device control with power hazard mode
|
|
US9343116B2
(en)
|
2014-05-28 |
2016-05-17 |
Micron Technology, Inc. |
Providing power availability information to memory
|
|
US10204047B2
(en)
|
2015-03-27 |
2019-02-12 |
Intel Corporation |
Memory controller for multi-level system memory with coherency unit
|
|
US10073659B2
(en)
|
2015-06-26 |
2018-09-11 |
Intel Corporation |
Power management circuit with per activity weighting and multiple throttle down thresholds
|
|
US10387259B2
(en)
|
2015-06-26 |
2019-08-20 |
Intel Corporation |
Instant restart in non volatile system memory computing systems with embedded programmable data checking
|
|
US10108549B2
(en)
|
2015-09-23 |
2018-10-23 |
Intel Corporation |
Method and apparatus for pre-fetching data in a system having a multi-level system memory
|
|
US10185501B2
(en)
|
2015-09-25 |
2019-01-22 |
Intel Corporation |
Method and apparatus for pinning memory pages in a multi-level system memory
|
|
US10261901B2
(en)
|
2015-09-25 |
2019-04-16 |
Intel Corporation |
Method and apparatus for unneeded block prediction in a computing system having a last level cache and a multi-level system memory
|
|
US9792224B2
(en)
|
2015-10-23 |
2017-10-17 |
Intel Corporation |
Reducing latency by persisting data relationships in relation to corresponding data in persistent memory
|
|
US10033411B2
(en)
|
2015-11-20 |
2018-07-24 |
Intel Corporation |
Adjustable error protection for stored data
|
|
US10719236B2
(en)
*
|
2015-11-20 |
2020-07-21 |
Arm Ltd. |
Memory controller with non-volatile buffer for persistent memory operations
|
|
US10095618B2
(en)
|
2015-11-25 |
2018-10-09 |
Intel Corporation |
Memory card with volatile and non volatile memory space having multiple usage model configurations
|
|
US9747041B2
(en)
|
2015-12-23 |
2017-08-29 |
Intel Corporation |
Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device
|
|
US10007606B2
(en)
|
2016-03-30 |
2018-06-26 |
Intel Corporation |
Implementation of reserved cache slots in computing system having inclusive/non inclusive tracking and two level system memory
|
|
US10185619B2
(en)
|
2016-03-31 |
2019-01-22 |
Intel Corporation |
Handling of error prone cache line slots of memory side cache of multi-level system memory
|
|
US10120806B2
(en)
|
2016-06-27 |
2018-11-06 |
Intel Corporation |
Multi-level system memory with near memory scrubbing based on predicted far memory idle time
|
|
US10915453B2
(en)
|
2016-12-29 |
2021-02-09 |
Intel Corporation |
Multi level system memory having different caching structures and memory controller that supports concurrent look-up into the different caching structures
|
|
US10445261B2
(en)
|
2016-12-30 |
2019-10-15 |
Intel Corporation |
System memory having point-to-point link that transports compressed traffic
|
|
US20180261281A1
(en)
|
2017-03-10 |
2018-09-13 |
Micron Technology, Inc. |
Methods for mitigating power loss events during operation of memory devices and memory devices employing the same
|
|
US10884656B2
(en)
*
|
2017-06-16 |
2021-01-05 |
Microsoft Technology Licensing, Llc |
Performing background functions using logic integrated with a memory
|
|
US10304814B2
(en)
|
2017-06-30 |
2019-05-28 |
Intel Corporation |
I/O layout footprint for multiple 1LM/2LM configurations
|
|
KR102244921B1
(ko)
*
|
2017-09-07 |
2021-04-27 |
삼성전자주식회사 |
저장 장치 및 그 리프레쉬 방법
|
|
US11188467B2
(en)
|
2017-09-28 |
2021-11-30 |
Intel Corporation |
Multi-level system memory with near memory capable of storing compressed cache lines
|
|
US10860244B2
(en)
|
2017-12-26 |
2020-12-08 |
Intel Corporation |
Method and apparatus for multi-level memory early page demotion
|
|
US11099995B2
(en)
|
2018-03-28 |
2021-08-24 |
Intel Corporation |
Techniques for prefetching data to a first level of memory of a hierarchical arrangement of memory
|
|
KR102784807B1
(ko)
*
|
2018-08-21 |
2025-03-24 |
삼성전자주식회사 |
저장 장치 및 그것의 동작 방법
|
|
US11112997B2
(en)
*
|
2018-08-21 |
2021-09-07 |
Samsung Electronics Co., Ltd. |
Storage device and operating method thereof
|
|
CN110908491B
(zh)
*
|
2018-08-28 |
2023-08-08 |
上海忆芯实业有限公司 |
功耗控制方法、控制部件及其电子系统
|
|
US11055228B2
(en)
|
2019-01-31 |
2021-07-06 |
Intel Corporation |
Caching bypass mechanism for a multi-level memory
|
