JP2010212542A - Circuit board - Google Patents

Circuit board Download PDF

Info

Publication number
JP2010212542A
JP2010212542A JP2009059067A JP2009059067A JP2010212542A JP 2010212542 A JP2010212542 A JP 2010212542A JP 2009059067 A JP2009059067 A JP 2009059067A JP 2009059067 A JP2009059067 A JP 2009059067A JP 2010212542 A JP2010212542 A JP 2010212542A
Authority
JP
Japan
Prior art keywords
electronic component
circuit board
board
substrate
belt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009059067A
Other languages
Japanese (ja)
Inventor
Hitoshi Nakatani
仁之 中谷
Masato Uko
正人 宇高
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Panasonic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp filed Critical Panasonic Corp
Priority to JP2009059067A priority Critical patent/JP2010212542A/en
Publication of JP2010212542A publication Critical patent/JP2010212542A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a circuit board which improves the strength of the board without having an effect on the performance of an electric component even though the board becomes thinner in response to a demand for densely mounting a component on a circuit board. <P>SOLUTION: The circuit board 1 in which electronic components 3 to 11 are mounted on the board 2 includes belt-like adhesive layers 20 and 21 on the board 2 along at least part of the peripheries 3a and 4a of the electronic components 3 and 4. The strength of the board 2 is improved without having an effect on the performance of the electronic components 3 and 4. The lifting of the electronic components 3 and 4 from the board 2 and the strain of the board 2 are prevented. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、部品を実装した回路基板に関し、特に、実装強度を向上し、基板の剛性を高める技術に関する。   The present invention relates to a circuit board on which components are mounted, and more particularly to a technique for improving mounting strength and increasing the rigidity of a board.

近年、音声・映像機器や情報機器などにおいて、小型・高性能化および環境保護対策への要求が急速に進んでいる。このような要求に対し、部品を基板に実装した回路基板では、基板の薄肉化、部品の高蜜度実装に伴う回路の狭ピッチ化、および環境対策としての無鉛化が促進されて、回路基板の剛性の低下が課題となり、回路基板における強度の向上が求められている。   In recent years, demands for miniaturization, high performance, and environmental protection measures are rapidly advancing in audio / video equipment and information equipment. In response to such demands, circuit boards with components mounted on the board are promoted to reduce the thickness of the board, to reduce the pitch of the circuit due to the high-density mounting of the parts, and to lead-free as an environmental measure. Therefore, the strength of the circuit board is required to be improved.

回路基板の強度に関する従来の技術としては、ヒートサイクルなどの条件下でソルダーレジスト層にクラックが発生しやすいという課題に対して、プリント配線板の最外層の保護層であるソルダーレジスト層上に、さらに熱可塑性樹脂を含む樹脂からなる厚さ5μm〜50μm程度の補強層を形成して被覆する方法が開示されている。(例えば、特許文献1を参照)。   As a conventional technique related to the strength of the circuit board, on the solder resist layer, which is the outermost protective layer of the printed wiring board, against the problem that cracks are likely to occur in the solder resist layer under conditions such as heat cycle, Furthermore, a method of covering by forming a reinforcing layer having a thickness of about 5 μm to 50 μm made of a resin containing a thermoplastic resin is disclosed. (For example, see Patent Document 1).

また、メモリーカードなどのカード状電子装置において、回路基板がリフローの際に加えられる熱により反りあるいは歪みが発生するという課題に対して、回路基板の電子部品の実装部位を取り囲むようにテープ状の耐熱部材を貼り付ける方法が開示されている(例えば、特許文献2を参照)。
特開平11−251724号公報 特開2000−200330号公報
In addition, in a card-like electronic device such as a memory card, a tape-like electronic device that surrounds the mounting part of the electronic component on the circuit board is provided for the problem that the circuit board is warped or distorted by heat applied during reflow. A method for attaching a heat-resistant member is disclosed (for example, see Patent Document 2).
Japanese Patent Laid-Open No. 11-251724 JP 2000-200330 A

しかしながら、テープなどでは補強部材として曲げ剛性が小さく、回路基板の強度上の課題に対して必要な効果を発揮することができないといった課題を有している。また、エポキシ樹脂などを使用して電子部品を接着して、回路基板を補強する方法などでは、接着部がセラミックコンデンサなどの発振部品の発振周波数やその性能に影響を与え、発振部品その他の電子部品の機能低下や故障の原因となる。また、接着部ではエポキシ樹脂などの応力によって基板が変形し、電子部品が基板から剥離しやすくなるなどの課題があった。   However, a tape or the like has a problem that bending rigidity is small as a reinforcing member, and a necessary effect cannot be exhibited with respect to a problem in strength of the circuit board. In addition, when bonding electronic parts using epoxy resin or the like to reinforce the circuit board, the bonded part affects the oscillation frequency and performance of the oscillation parts such as ceramic capacitors. This may cause functional degradation or failure of the parts. In addition, there is a problem that the substrate is deformed by stress such as an epoxy resin at the bonded portion, and the electronic component is easily peeled off from the substrate.

本発明は、以上の課題を解決するものであり、基板が薄肉化しても、電子部品の性能に影響を与えずに基板の強度を向上させた回路基板を提供することを目的とするものである。   An object of the present invention is to provide a circuit board that improves the strength of a substrate without affecting the performance of an electronic component even if the substrate is thinned. is there.

上述したような目的を達成するために、本発明の回路基板は、電子部品を基板に実装した回路基板であって、電子部品の周縁部の少なくとも一部に沿って、基板上に帯状接着剤層を備えている。このような構成により、電子部品の性能に影響を与えずに基板強度を向上させることでき、基板からの電子部品の剥離や基板の歪みなどを防止して、小型で高密度実装が可能な回路基板を実現することができる。   In order to achieve the above-described object, a circuit board according to the present invention is a circuit board in which an electronic component is mounted on a substrate, and is a strip-shaped adhesive on the substrate along at least a part of the peripheral edge of the electronic component. With layers. With such a configuration, the board strength can be improved without affecting the performance of the electronic component, and the circuit can be mounted in a small size and with high density by preventing the peeling of the electronic component from the board and the distortion of the board. A substrate can be realized.

さらに、帯状接着剤層を電子部品の周縁部から所定距離だけ離間させて備えることが望ましい。このような構成によれば、実装される電子部品の実装条件および性能への影響なしに、基板の強度を向上させることができる。   Furthermore, it is desirable to provide the belt-like adhesive layer with a predetermined distance from the peripheral edge of the electronic component. According to such a configuration, the strength of the substrate can be improved without affecting the mounting conditions and performance of the electronic component to be mounted.

さらに、電子部品が発振部品であることが望ましい。このような構成によれば、発振部品に対しても、発振周波数などに影響を与えることなく、高品質で高機能の回路基板を実現することができる。   Furthermore, it is desirable that the electronic component is an oscillation component. According to such a configuration, it is possible to realize a high-quality and high-function circuit board without affecting the oscillation frequency or the like even for the oscillation component.

本発明によれば、電子部品の性能に影響を与えずに基板強度を向上させることでき、基板からの電子部品の剥離や基板の歪みなどを防止して、小型で高密度実装が可能な回路基板を実現することができる。   According to the present invention, it is possible to improve the substrate strength without affecting the performance of the electronic component, and to prevent the peeling of the electronic component from the substrate and the distortion of the substrate, and to achieve a small and high-density mounting circuit. A substrate can be realized.

以下、本発明の実施の形態について、図1および図2を用いて説明する。   Hereinafter, embodiments of the present invention will be described with reference to FIGS. 1 and 2.

(実施の形態)
まず、本発明の実施の形態における回路基板の構成について説明する。図1は、本発明の実施の形態における回路基板の主要な構成を示す平面図、図2は、図1におけるA部の詳細を示す図であり、図2(a)はその平面図、図2(b)は図2(a)のB−B線断面図である。
(Embodiment)
First, the configuration of the circuit board in the embodiment of the present invention will be described. FIG. 1 is a plan view showing a main configuration of a circuit board according to an embodiment of the present invention, FIG. 2 is a diagram showing details of a portion A in FIG. 1, and FIG. 2 (b) is a cross-sectional view taken along line BB in FIG. 2 (a).

図1において、回路基板1は、プリント配線基板(以下、基板と略記する)2に電子部品3〜電子部品11などが所定の位置に実装されている。基板2は公知の構造を備え、表面および裏面の最外層としてソルダーレジスト層などを備えている。また、電子部品3〜電子部品12のうちの電子部品3や電子部品4は、セラミックコンデンサなどの発振部品であり、その他は抵抗器やCPUなどの電子部品である。   In FIG. 1, a circuit board 1 has a printed wiring board (hereinafter abbreviated as a board) 2 on which electronic components 3 to 11 are mounted at predetermined positions. The substrate 2 has a known structure, and includes a solder resist layer and the like as outermost layers on the front and back surfaces. Of the electronic components 3 to 12, the electronic component 3 and the electronic component 4 are oscillation components such as a ceramic capacitor, and the others are electronic components such as a resistor and a CPU.

また、図1および図2に示すように、電子部品3の周縁部3aと電子部品4の周縁部4aの少なくとも一部に沿って、基板2上に帯状接着剤層20、21を備えている。図2に示すように、電子部品3の周縁部3aから接続端子3c、3dが延伸されて基板2の配線パターン(図示せず)にボンディングなどによって接続されている。また、基板2は回路基板1全体を薄型化するために、その肉厚Tは数十μmから数百μmと薄い厚みで構成されている。   Further, as shown in FIGS. 1 and 2, strip-like adhesive layers 20 and 21 are provided on the substrate 2 along at least a part of the peripheral edge 3 a of the electronic component 3 and the peripheral edge 4 a of the electronic component 4. . As shown in FIG. 2, connection terminals 3c and 3d are extended from the peripheral edge 3a of the electronic component 3 and connected to a wiring pattern (not shown) of the substrate 2 by bonding or the like. Further, the substrate 2 has a thin thickness T of several tens to several hundreds of μm in order to make the entire circuit board 1 thin.

電子部品3においては、周縁部3aの1辺に沿って、基板2上に土手のように突起させて形成した帯状接着剤層20を備え、電子部品4においては周縁部4aの4辺を囲むように土手のように突起させて形成した帯状接着剤層21を備えている。また、帯状接着剤層20は周縁部3aから所定距離S1だけ離間した基板2上に形成され、帯状接着剤層21も電子部品4の周縁部4aから所定距離S2だけ離間させて基板2上に形成されている。また、これらの帯状接着剤層20、21は、図2(b)に示すように、その断面が略半円または略半円部を備えた形状である。   The electronic component 3 includes a belt-like adhesive layer 20 formed by protruding like a bank on the substrate 2 along one side of the peripheral edge 3a, and the electronic component 4 surrounds the four sides of the peripheral edge 4a. Thus, a belt-like adhesive layer 21 formed by protruding like a bank is provided. Further, the belt-like adhesive layer 20 is formed on the substrate 2 separated from the peripheral edge portion 3a by a predetermined distance S1, and the belt-like adhesive layer 21 is also separated from the peripheral edge portion 4a of the electronic component 4 by a predetermined distance S2 on the substrate 2. Is formed. In addition, as shown in FIG. 2B, these strip-like adhesive layers 20 and 21 have a shape having a substantially semicircular or substantially semicircular cross section.

帯状接着剤層20、21の形成は、基板2に電子部品3〜電子部品11などを実装した後、熱硬化性樹脂を基板2の最外層であるソルダーレジスト層(図示せず)上の所定の位置に塗布し、その後加熱硬化することにより形成される。帯状接着剤層20、21の材料としては、エポキシ配合樹脂などの固着後の樹脂硬度が高い材料が望ましい。本発明の実施の形態では、回路基板1では公知の熱硬化性エポキシ樹脂を使用しており、基板2と帯状接着剤層20、21とを同質の材料として、基板2と帯状接着剤層20、21との物理特性の差異を小さくしている。   The band-shaped adhesive layers 20 and 21 are formed by mounting a thermosetting resin on a solder resist layer (not shown) which is the outermost layer of the substrate 2 after mounting the electronic components 3 to 11 on the substrate 2. It is formed by coating at the position of and then heat-curing. As the material of the belt-like adhesive layers 20 and 21, a material having a high resin hardness after fixing, such as an epoxy compounded resin, is desirable. In the embodiment of the present invention, the circuit board 1 uses a known thermosetting epoxy resin, and the board 2 and the belt-like adhesive layer 20 are made of the same material as the board 2 and the belt-like adhesive layers 20 and 21. , 21 is reduced in physical property difference.

すなわち、本発明の実施の形態によれば、帯状接着剤層20、21によって、電子部品3や電子部品4が実装される領域における厚みの小さい基板2の剛性を高め、基板2の曲げ強度を向上させることが可能となる。したがって、基板2に電子部品3や電子部品4を接着剤によって直接接合した場合に発生する歪、基板2が薄肉であるために発生する振動、さらには、歪によって発生する電子部品3、4の基板2からの剥離などを防止することができる。   That is, according to the embodiment of the present invention, the band-shaped adhesive layers 20 and 21 increase the rigidity of the substrate 2 having a small thickness in the region where the electronic component 3 and the electronic component 4 are mounted, thereby increasing the bending strength of the substrate 2. It becomes possible to improve. Therefore, the distortion that occurs when the electronic component 3 or the electronic component 4 is directly bonded to the substrate 2 with an adhesive, the vibration that occurs because the substrate 2 is thin, and the electronic components 3 and 4 that are generated due to the distortion. The peeling from the substrate 2 can be prevented.

本発明の実施の形態における回路基板1では、電子部品3〜電子部品12のうちの、発振部品である電子部品3と電子部品4の周縁部3aと周縁部4aの領域に帯状接着剤層20、21を設けるようにしている。   In the circuit board 1 according to the embodiment of the present invention, of the electronic components 3 to 12, the band-shaped adhesive layer 20 is formed in the region of the peripheral portion 3 a and the peripheral portion 4 a of the electronic component 3 that is an oscillation component and the electronic component 4. 21 are provided.

回路基板1に実装された電子部品が発振部品である場合に、電子部品の周縁端部と基板とを、ボンディング材料で直接接合して基板補強をする方法では、電子部品の発信周波数などの特性が基板やボンディング材料の影響を受けて変化する。   When the electronic component mounted on the circuit board 1 is an oscillating component, the method of reinforcing the substrate by directly bonding the peripheral edge of the electronic component and the substrate with a bonding material, characteristics such as the transmission frequency of the electronic component Changes under the influence of the substrate and bonding material.

一方、本発明の実施の形態における回路基板1では、基板2の剛性を高めるための帯状接着剤層20、21を、電子部品3または電子部品4と離間させて基板2上に形成している。また、そのとき、帯状接着剤層20、21の長さL、高さH、幅W、あるいは離間距離S1、S2などは、基板条件や帯状接着剤層20、21の物性と、電子部品3、4の特性などから任意に最適化することができる。なお、上述の各距離の内、長さLは帯状接着剤層20または21を備える電子部品3または4の大きさに依存する。例えば電子部品3における帯状接着剤層20の長さLは、電子部品3の帯状接着剤層20に対向する長さ以上備えることが好ましく、上限は隣接する電子部品(電子部品5や10)との距離に依存して決定できる。幅Wも隣接する電子部品との距離に依存するため一概には規定できないが、0.5mm以上であれば効果が見られ、本実施形態では0.8mmとした。離間距離S1、S2の内、最も効果がある距離は離間距離S1とS2であり、短いほど効果は高く、0.5mmから4mm程度であり、本実施の形態では、離間距離S1とS2は3mmとした。なお、高さHは電子部品3や4の実装高さ程度であれば効果が見られた。この結果、帯状接着剤層20、21を基板2上に形成したとしても、電子部品3、4の発振周波数などの特性に影響を与えることなく、基板2が薄肉でも高い曲げ剛性を備えた回路基板1を実現することができる。   On the other hand, in the circuit board 1 in the embodiment of the present invention, the strip-like adhesive layers 20 and 21 for increasing the rigidity of the board 2 are formed on the board 2 so as to be separated from the electronic component 3 or the electronic component 4. . At that time, the length L, height H, width W, or separation distances S1 and S2 of the belt-like adhesive layers 20 and 21 are determined according to the substrate conditions and the physical properties of the belt-like adhesive layers 20 and 21 and the electronic component 3. 4 and the like can be arbitrarily optimized. Of the above-mentioned distances, the length L depends on the size of the electronic component 3 or 4 including the belt-like adhesive layer 20 or 21. For example, it is preferable that the length L of the strip-shaped adhesive layer 20 in the electronic component 3 is equal to or longer than the length facing the strip-shaped adhesive layer 20 of the electronic component 3, and the upper limit is that of the adjacent electronic component (electronic component 5 or 10). Can be determined depending on the distance. Since the width W also depends on the distance from the adjacent electronic component, it cannot be defined unconditionally. However, if the width W is 0.5 mm or more, an effect is seen. Among the separation distances S1 and S2, the distances that are most effective are the separation distances S1 and S2. The shorter the distance, the higher the effect is, and about 0.5 mm to 4 mm. In this embodiment, the separation distances S1 and S2 are 3 mm. It was. In addition, the effect was seen if the height H was about the mounting height of the electronic components 3 and 4. As a result, even if the belt-like adhesive layers 20 and 21 are formed on the substrate 2, a circuit having high bending rigidity even if the substrate 2 is thin without affecting the characteristics such as the oscillation frequency of the electronic components 3 and 4. The substrate 1 can be realized.

また、帯状接着剤層20、21の形状については、長さ方向を直線形状とし、断面を略半円形または略半円部を備えた形状としている。このようにして、帯状接着剤層20、21の断面を断面2次係数の大きな形状とすることにより、帯状接着剤層20、21の曲げ剛性を高め、基板2の剛性を高めることができる。   Moreover, about the shape of the strip | belt-shaped adhesive bond layers 20 and 21, the length direction is made into linear shape, and the cross section is made into the shape provided with the substantially semicircle or the substantially semicircle part. Thus, by making the cross-section of the strip-shaped adhesive layers 20 and 21 into a shape having a large cross-sectional second coefficient, the bending rigidity of the strip-shaped adhesive layers 20 and 21 can be increased, and the rigidity of the substrate 2 can be increased.

一方、このような帯状接着剤層20、21の形成にあたっては、電子部品3〜電子部品11を基板2上に実装した後に、例えば、ノズルから熱硬化性エポキシ樹脂などを吐出させながら走査させることで形成することができる。したがって、電子部品の実装工程に影響を与えることがなく、簡単な製造設備で容易に形成することができる。   On the other hand, in forming the band-shaped adhesive layers 20 and 21, after mounting the electronic components 3 to 11 on the substrate 2, for example, scanning is performed while discharging a thermosetting epoxy resin or the like from a nozzle. Can be formed. Therefore, the electronic component mounting process is not affected and can be easily formed with simple manufacturing equipment.

以上のように、基板2に実装された電子部品3、4の周縁部3a、4aに沿って断面2次係数の大きな帯状接着剤層20、21を配設することにより、帯状接着剤層20、21の形成部分において、基板2の剛性を高めることができる。これにより、基板2に加わる衝撃および発振部品から発生する振動などに対して歪みの発生を緩和することができ、実装した電子部品の破壊や剥離などの発生を防止することができる。また、帯状接着剤層20、21の形状や寸法および配設位置を最適化することにより、発振部品における発振周波数の変化などの機能低下を防止することができる。また、発振部品以外の電子部品に対しても、電子部品近傍において基板2の剛性を高めることにより、部品の耐衝撃性を向上することができる。これにより、高蜜度実装が可能な高品質の電子部品が実装された回路基板1を実現し、小型で高性能な映像機器や情報機器などに好適な回路基板を実現することができる。   As described above, the belt-like adhesive layer 20 is disposed by arranging the belt-like adhesive layers 20 and 21 having a large secondary coefficient along the peripheral edges 3a and 4a of the electronic components 3 and 4 mounted on the substrate 2. , 21 can be increased in rigidity in the substrate 2. Thereby, generation | occurrence | production of distortion can be relieve | moderated with respect to the impact applied to the board | substrate 2, the vibration generate | occur | produced from an oscillation component, etc., and generation | occurrence | production of destruction or peeling of the mounted electronic component can be prevented. In addition, by optimizing the shape, size, and arrangement position of the belt-like adhesive layers 20 and 21, it is possible to prevent functional degradation such as a change in oscillation frequency in the oscillation component. In addition, even with respect to electronic components other than the oscillation component, the impact resistance of the component can be improved by increasing the rigidity of the substrate 2 in the vicinity of the electronic component. As a result, it is possible to realize a circuit board 1 on which high-quality electronic components that can be mounted with a high degree of honey are mounted, and it is possible to realize a circuit board suitable for small and high-performance video equipment and information equipment.

なお、帯状接着剤層の形状や寸法および配置については、回路基板1の設計要件に応じて任意に最適化することができる。すなわち、電子部品の周縁部に直線状の帯状接着剤層を複数配設する方法や、帯状接着剤層を島状に配設刷る方法、さらには曲線形状の帯状接着剤層とすることなども可能である。   Note that the shape, size and arrangement of the belt-like adhesive layer can be arbitrarily optimized according to the design requirements of the circuit board 1. That is, a method of disposing a plurality of linear strip adhesive layers on the periphery of an electronic component, a method of disposing and printing strip adhesive layers in an island shape, and a curved strip adhesive layer. Is possible.

本発明の回路基板は、部品の高蜜度実装が要求される小型で高性能の映像機器や情報機器などの回路基板として有用である。   The circuit board of the present invention is useful as a circuit board for small, high-performance video equipment and information equipment that require high-density mounting of components.

本発明の実施の形態における回路基板の主要な構成を示す平面図The top view which shows the main structures of the circuit board in embodiment of this invention 図1におけるA部の詳細を示す図The figure which shows the detail of the A section in FIG.

1 回路基板
2 基板
3,4,5,6,7,8,9,10,11,12 電子部品
3a,4a 周縁部
3c,3d 接続端子
20,21 帯状接着剤層
DESCRIPTION OF SYMBOLS 1 Circuit board 2 Board | substrate 3,4,5,6,7,8,9,10,11,12 Electronic component 3a, 4a Peripheral part 3c, 3d Connection terminal 20,21 Band-shaped adhesive layer

Claims (3)

電子部品を基板に実装した回路基板であって、
前記電子部品の周縁部の少なくとも一部に沿って、前記基板上に帯状接着剤層を備えたことを特徴とする回路基板。
A circuit board having electronic components mounted on a board,
A circuit board comprising a belt-like adhesive layer on the substrate along at least a part of a peripheral edge of the electronic component.
前記帯状接着剤層を前記電子部品の前記周縁部から所定距離だけ離間させて備えたことを特徴とする請求項1に記載の回路基板。 The circuit board according to claim 1, wherein the belt-like adhesive layer is provided at a predetermined distance from the peripheral edge of the electronic component. 前記電子部品が発振部品であることを特徴とする請求項1または請求項2に記載の回路基板。 The circuit board according to claim 1, wherein the electronic component is an oscillation component.
JP2009059067A 2009-03-12 2009-03-12 Circuit board Pending JP2010212542A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009059067A JP2010212542A (en) 2009-03-12 2009-03-12 Circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009059067A JP2010212542A (en) 2009-03-12 2009-03-12 Circuit board

Publications (1)

Publication Number Publication Date
JP2010212542A true JP2010212542A (en) 2010-09-24

Family

ID=42972398

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009059067A Pending JP2010212542A (en) 2009-03-12 2009-03-12 Circuit board

Country Status (1)

Country Link
JP (1) JP2010212542A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10201095B2 (en) 2012-06-26 2019-02-05 Coriant Oy Method for manufacturing a circuit board system with mechanical protection
JPWO2020188758A1 (en) * 2019-03-19 2021-11-18 三菱電機株式会社 Circuit board

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10201095B2 (en) 2012-06-26 2019-02-05 Coriant Oy Method for manufacturing a circuit board system with mechanical protection
JPWO2020188758A1 (en) * 2019-03-19 2021-11-18 三菱電機株式会社 Circuit board
JP7123236B2 (en) 2019-03-19 2022-08-22 三菱電機株式会社 circuit board

Similar Documents

Publication Publication Date Title
US8853549B2 (en) Circuit substrate and method of manufacturing same
CN1882224B (en) Wiring board and method for manufacturing the same
JP5096855B2 (en) Wiring board manufacturing method and wiring board
CN102573278A (en) Multilayer wiring substrate
JP2012182274A (en) Module component, manufacturing method of the module component, semiconductor package where the module component is mounted, electronic module, and electronic apparatus
JP2010219262A (en) Circuit board
JP2009206188A (en) Flexible printed wiring board
KR101905879B1 (en) The printed circuit board and the method for manufacturing the same
EP2086295A2 (en) Printed circuit board and method of manufacturing the same
US20180211754A1 (en) Flexible inductor
JP2010212542A (en) Circuit board
JP5854449B2 (en) Electronic circuit board
JP2007088140A (en) Assembled printed wiring board
JP2000196205A (en) Flexible printed board
JP2008118155A (en) Package for semiconductor device
JP4550774B2 (en) Wiring board built-in capacitor, wiring board, laminated body, capacitor assembly, wiring board built-in capacitor manufacturing method
JP6460280B2 (en) Component mounting board
JP2010141158A (en) Electronic device
US20150282315A1 (en) Printed circuit board and method of manufacturing the same
CN113597084B (en) Flexible circuit board and manufacturing method thereof
JP5845792B2 (en) Electronic components
JP4954778B2 (en) Three-dimensional electronic circuit device and connecting member
JP4795863B2 (en) Wiring board built-in capacitor manufacturing method, wiring board built-in capacitor, and wiring board
JP2005340864A (en) Manufacturing method of semiconductor device
JP2006032452A (en) Substrate on with electronic component mounted thereon and circuit module