JP2010165350A - 電力管理のための下流デバイスのサービス待ち時間報告 - Google Patents
電力管理のための下流デバイスのサービス待ち時間報告 Download PDFInfo
- Publication number
- JP2010165350A JP2010165350A JP2009293551A JP2009293551A JP2010165350A JP 2010165350 A JP2010165350 A JP 2010165350A JP 2009293551 A JP2009293551 A JP 2009293551A JP 2009293551 A JP2009293551 A JP 2009293551A JP 2010165350 A JP2010165350 A JP 2010165350A
- Authority
- JP
- Japan
- Prior art keywords
- state
- service latency
- downstream device
- logic
- transition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
- H04W52/02—Power saving arrangements
- H04W52/0209—Power saving arrangements in terminal devices
- H04W52/0225—Power saving arrangements in terminal devices using monitoring of external events, e.g. the presence of a signal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
- G06F1/206—Cooling means comprising thermal management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
- H04L43/0852—Delays
- H04L43/0858—One way delays
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Environmental & Geological Engineering (AREA)
- Human Computer Interaction (AREA)
- Power Sources (AREA)
- Mobile Radio Communication Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
【解決手段】パーソナルコンピュータでは、第1の状態から第2の状態への下流デバイスの少なくとも一部の遷移を特定することができる。第1の状態および第2の状態は、下流デバイスの少なくとも一部のアクティビティに関する互いに異なるレベルに対応していてよい。特定された遷移に呼応して、サービス待ち時間に対応するデータを上流デバイスへ送信して、サービス待ち時間に少なくとも部分的に基づく電力管理を1以上の上流デバイスに行わせることができる。
【選択図】図1
Description
Claims (25)
- 装置であって、
第1の状態から第2の状態への下流デバイスの少なくとも一部の遷移を特定する第1のロジックと、
前記特定された遷移に呼応して、サービス待ち時間に対応するデータを上流デバイスへ送信して、前記サービス待ち時間に少なくとも部分的に基づく電力管理を1以上の上流デバイスに行わせる第2のロジックとを備え、
前記第1の状態および前記第2の状態は、前記下流デバイスの少なくとも一部のアクティビティに関する互いに異なるレベルに対応している装置。 - 前記第2のロジックは、前記遷移の特定の後に、前記データの送信まで所定の時間待つ請求項1に記載の装置。
- 前記第2の状態はアイドル状態である請求項2に記載の装置。
- 前記第2の状態はアイドル状態であり、前記サービス待ち時間は、前記下流デバイスがデータを受信するためのバッファの利用可能な容量に少なくとも部分的に基づく請求項1に記載の装置。
- 前記第2の状態はアクティブ状態であり、前記サービス待ち時間は、前記下流デバイスがデータを受信するためのバッファのリザーブ容量に少なくとも部分的に基づく請求項1に記載の装置。
- 前記第2の状態は、前記第1の状態より低い電力状態である請求項1に記載の装置。
- 前記第1の状態は前記下流デバイスによる1以上のタスクの実行に対応しており、前記第2の状態は前記下流デバイスによる1以上のタスクの完了に対応している請求項1に記載の装置。
- 前記第2のロジックは、上流デバイスが特定したサービス待ち時間に対応するデータを前記上流デバイスに送信する請求項1に記載の装置。
- 前記下流デバイスの少なくとも一部は、実質的に固定された時間間隔で前記第1の状態から前記第2の状態へ遷移する請求項1に記載の装置。
- 前記第1のロジックは、前記下流デバイスの少なくとも一部が前記第1の状態から前記第2の状態へ遷移しようとしていることを特定する請求項1に記載の装置。
- 前記第1のロジックは、前記下流デバイスの少なくとも一部が前記第1の状態から前記第2の状態へ遷移したことを特定する請求項1に記載の装置。
- 方法であって、
第1の状態から、第2の状態への下流デバイスの少なくとも一部の遷移を特定する段階と、
前記特定された遷移に呼応して、サービス待ち時間に対応するデータを上流デバイスへ送信して、前記サービス待ち時間に少なくとも部分的に基づく電力管理を1以上の上流デバイスに行わせる段階とを備え、
前記第1の状態および前記第2の状態は、前記下流デバイスの少なくとも一部のアクティビティに関する互いに異なるレベルに対応している方法。 - 前記遷移の特定の後に、前記データの送信まで所定の時間待つ段階を備える請求項12に記載の方法。
- 前記第2の状態はアイドル状態であり、前記サービス待ち時間は、前記下流デバイスがデータを受信するためのバッファの利用可能な容量に少なくとも部分的に基づく請求項12に記載の方法。
- 前記第2の状態は、前記第1の状態より低い電力状態である請求項12に記載の方法。
- 前記第1の状態は前記下流デバイスによる1以上のタスクの実行に対応しており、前記第2の状態は前記下流デバイスによる1以上のタスクの完了に対応している請求項12に記載の方法。
- 前記送信する段階は、上流デバイスが特定したサービス待ち時間に対応するデータを前記上流デバイスに送信する段階を有する請求項12に記載の方法。
- 実質的に固定された時間間隔で前記下流デバイスの少なくとも一部が前記第1の状態から前記第2の状態へ遷移する段階を備える請求項12に記載の方法。
- 下流デバイスであって、
第1の状態から第2の状態への前記下流デバイスの少なくとも一部の遷移を特定する第1のロジックと、
前記特定された遷移に呼応して、サービス待ち時間に対応するデータを上流デバイスへ送信して、前記サービス待ち時間に少なくとも部分的に基づく電力管理を1以上の上流デバイスに行わせる第2のロジックと、
前記下流デバイスの機能の制御を助ける第3のロジックとを備え、
前記第1の状態および前記第2の状態は、前記下流デバイスの少なくとも一部のアクティビティに関する互いに異なるレベルに対応している下流デバイス。 - 前記第2のロジックは、前記遷移の特定の後に、前記データの送信まで所定の時間待つ請求項19に記載の下流デバイス。
- 前記第2の状態はアイドル状態であり、前記サービス待ち時間は、前記下流デバイスがデータを受信するためのバッファの利用可能な容量に少なくとも部分的に基づく請求項19に記載の下流デバイス。
- 前記第2の状態は、前記第1の状態より低い電力状態である請求項19に記載の下流デバイス。
- 前記第1の状態は前記下流デバイスによる1以上のタスクの実行に対応しており、前記第2の状態は前記下流デバイスによる1以上のタスクの完了に対応している請求項19に記載の下流デバイス。
- 前記第2のロジックは、上流デバイスが特定したサービス待ち時間に対応するデータを前記上流デバイスに送信する請求項19に記載の下流デバイス。
- 前記下流デバイスの少なくとも一部は、実質的に固定された時間間隔で前記第1の状態から前記第2の状態へ遷移する請求項19に記載の下流デバイス。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/346,853 | 2008-12-31 | ||
US12/346,853 US8601296B2 (en) | 2008-12-31 | 2008-12-31 | Downstream device service latency reporting for power management |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010165350A true JP2010165350A (ja) | 2010-07-29 |
JP5385124B2 JP5385124B2 (ja) | 2014-01-08 |
Family
ID=42221144
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009293551A Active JP5385124B2 (ja) | 2008-12-31 | 2009-12-24 | 電力管理のための下流デバイスのサービス待ち時間報告 |
Country Status (6)
Country | Link |
---|---|
US (4) | US8601296B2 (ja) |
JP (1) | JP5385124B2 (ja) |
KR (1) | KR101162156B1 (ja) |
CN (1) | CN101853065B (ja) |
DE (1) | DE102009060269B4 (ja) |
TW (1) | TWI439863B (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017209869A (ja) * | 2016-05-25 | 2017-11-30 | キヤノン株式会社 | プロセッサに接続されるデバイスから通知される復帰時間に応じてプロセッサの省電力のレベルを決定する情報処理装置及びプロセッサの省電力方法 |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8176341B2 (en) * | 2008-03-31 | 2012-05-08 | Intel Corporation | Platform power management based on latency guidance |
US8255713B2 (en) * | 2008-06-26 | 2012-08-28 | Intel Corporation | Management of link states using plateform and device latencies |
US8601296B2 (en) | 2008-12-31 | 2013-12-03 | Intel Corporation | Downstream device service latency reporting for power management |
US8612998B2 (en) * | 2010-09-23 | 2013-12-17 | Intel Corporation | Coordinating device and application break events for platform power saving |
US8607075B2 (en) * | 2008-12-31 | 2013-12-10 | Intel Corporation | Idle duration reporting for power management |
US9235251B2 (en) | 2010-01-11 | 2016-01-12 | Qualcomm Incorporated | Dynamic low power mode implementation for computing devices |
US8504855B2 (en) * | 2010-01-11 | 2013-08-06 | Qualcomm Incorporated | Domain specific language, compiler and JIT for dynamic power management |
US8689028B2 (en) * | 2011-07-01 | 2014-04-01 | Intel Corporation | Method and apparatus to reduce idle link power in a platform |
WO2013077891A1 (en) | 2011-11-22 | 2013-05-30 | Intel Corporation | Collaborative processor and system performance and power management |
CN103218032B (zh) | 2011-11-29 | 2017-07-14 | 英特尔公司 | 利用相对能量损益平衡时间的功率管理 |
TWI493332B (zh) * | 2011-11-29 | 2015-07-21 | Intel Corp | 用於電力管理的方法與設備及其平台與電腦可讀取媒體 |
US9264986B2 (en) | 2012-06-25 | 2016-02-16 | Qualcomm Incorporated | System and method for reducing power consumption in a wireless communication system |
US9015510B2 (en) * | 2012-06-29 | 2015-04-21 | Intel Corporation | Optimizing energy efficiency using device idle duration information and latency tolerance based on a pre-wake configuration of a platform associated to the device |
US20140006826A1 (en) * | 2012-06-30 | 2014-01-02 | Mahesh Wagh | Low power low frequency squelch break protocol |
US20140181563A1 (en) * | 2012-12-24 | 2014-06-26 | Neil Songer | System and method for determination of latency tolerance |
US9244521B2 (en) | 2012-12-26 | 2016-01-26 | Intel Corporation | Supporting runtime D3 and buffer flush and fill for a peripheral component interconnect device |
US9158357B2 (en) | 2012-12-28 | 2015-10-13 | Intel Corporation | System and method for conveying service latency requirements for devices connected to low power input/output sub-systems |
US9176570B2 (en) | 2012-12-29 | 2015-11-03 | Intel Corporation | System and method for providing universal serial bus link power management policies in a processor environment |
US9229525B2 (en) | 2013-06-17 | 2016-01-05 | Apple Inc. | Adaptive latency tolerance for power management of memory bus interfaces |
US9195292B2 (en) | 2013-06-26 | 2015-11-24 | Intel Corporation | Controlling reduced power states using platform latency tolerance |
US9501128B2 (en) * | 2013-10-30 | 2016-11-22 | Globalfoundries Inc. | Cooperative reduced power mode suspension for high input/output (‘I/O’) workloads |
JP6455382B2 (ja) * | 2015-09-24 | 2019-01-23 | 富士通株式会社 | 制御装置および制御プログラム |
US10705591B2 (en) * | 2016-10-31 | 2020-07-07 | Microsoft Technology Licensing, Llc | Aggregated electronic device power management |
KR20180109142A (ko) * | 2017-03-27 | 2018-10-08 | 에스케이하이닉스 주식회사 | 메모리 시스템 및 메모리 시스템의 동작 방법 |
DE102017117876A1 (de) * | 2017-08-07 | 2019-02-07 | Festo Ag & Co. Kg | Produktionsmodul für eine Produktionsanlage |
US11552892B2 (en) * | 2019-08-30 | 2023-01-10 | Ati Technologies Ulc | Dynamic control of latency tolerance reporting values |
US11086384B2 (en) * | 2019-11-19 | 2021-08-10 | Intel Corporation | System, apparatus and method for latency monitoring and response |
US20220200881A1 (en) * | 2020-12-21 | 2022-06-23 | Intel Corporation | Methods and devices for adaptive rate based latency tolerance reporting |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001318742A (ja) * | 2000-05-08 | 2001-11-16 | Mitsubishi Electric Corp | コンピュータシステムおよびコンピュータ読み取り可能な記録媒体 |
JP2002082743A (ja) * | 2000-09-06 | 2002-03-22 | Casio Comput Co Ltd | 電子機器及び電子機器制御プログラムを記憶した記憶媒体 |
JP2004320153A (ja) * | 2003-04-11 | 2004-11-11 | Sony Corp | 無線通信システム及びその電力制御方法 |
JP2005234826A (ja) * | 2004-02-18 | 2005-09-02 | Internatl Business Mach Corp <Ibm> | プログラム、記録媒体、制御方法、及び情報処理装置 |
JP2009070389A (ja) * | 2007-09-17 | 2009-04-02 | Toshiba Corp | 処理装置のためのコントローラ |
JP2010113641A (ja) * | 2008-11-10 | 2010-05-20 | Fujitsu Ltd | プロセッサシステムの動作方法およびプロセッサシステム |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5555383A (en) * | 1994-11-07 | 1996-09-10 | International Business Machines Corporation | Peripheral component interconnect bus system having latency and shadow timers |
US8375415B2 (en) | 2001-03-19 | 2013-02-12 | General Instrument Corporation | Dynamic upstream amplifier power management |
US20030065497A1 (en) | 2001-09-28 | 2003-04-03 | Rhoads Monte J. | Power management system to select a power state for a network computer system based on load |
US7564810B2 (en) * | 2002-05-08 | 2009-07-21 | Microsoft Corporation | Method and system for managing power consumption of a network interface module in a wireless computing device |
US7372814B1 (en) * | 2003-02-27 | 2008-05-13 | Alcatel-Lucent | Network system with color-aware upstream switch transmission rate control in response to downstream switch traffic buffering |
US7188263B1 (en) * | 2003-05-07 | 2007-03-06 | Nvidia Corporation | Method and apparatus for controlling power state of a multi-lane serial bus link having a plurality of state transition detectors wherein powering down all the state transition detectors except one |
TWI311705B (en) * | 2005-05-23 | 2009-07-01 | Via Tech Inc | Peripheral component interconnect express and changing method of link power states thereof |
US7493228B2 (en) * | 2005-06-23 | 2009-02-17 | Intel Corporation | Method and system for deterministic throttling for thermal management |
US7430673B2 (en) * | 2005-06-30 | 2008-09-30 | Intel Corporation | Power management system for computing platform |
US7447824B2 (en) * | 2005-10-26 | 2008-11-04 | Hewlett-Packard Development Company, L.P. | Dynamic lane management system and method |
WO2007098411A2 (en) | 2006-02-17 | 2007-08-30 | Standard Microsystems Corporation | Transmission network having an optical receiver that utilizes dual power pins and a single status pin to lower power consumption, lower manufacturing cost, and increase transmission efficiency |
US7734853B2 (en) * | 2006-02-28 | 2010-06-08 | Arm Limited | Latency dependent data bus transmission |
US7752473B1 (en) * | 2006-03-20 | 2010-07-06 | Intel Corporation | Providing a deterministic idle time window for an idle state of a device |
US7406365B2 (en) * | 2006-03-31 | 2008-07-29 | Intel Corporation | Power manager with selective load reduction |
US7480753B2 (en) | 2006-04-27 | 2009-01-20 | Standard Microsystems Corporation | Switching upstream and downstream logic between ports in a universal serial bus hub |
TWI312927B (en) | 2006-06-06 | 2009-08-01 | Via Tech Inc | Method for setting power management status of device and power-saving method of the same |
US8291244B2 (en) | 2006-07-28 | 2012-10-16 | Arm Limited | Power management in a data processing device having masters and slaves |
US7716506B1 (en) * | 2006-12-14 | 2010-05-11 | Nvidia Corporation | Apparatus, method, and system for dynamically selecting power down level |
JP2008238033A (ja) | 2007-03-27 | 2008-10-09 | Kubota Corp | カルシウム除去方法及びカルシウム除去装置 |
US7984314B2 (en) * | 2007-05-14 | 2011-07-19 | Intel Corporation | Power management of low power link states |
US7864720B2 (en) * | 2007-06-01 | 2011-01-04 | Intel Corporation | Power management for wireless devices |
US20090172434A1 (en) * | 2007-12-31 | 2009-07-02 | Kwa Seh W | Latency based platform coordination |
US8176341B2 (en) * | 2008-03-31 | 2012-05-08 | Intel Corporation | Platform power management based on latency guidance |
US8255713B2 (en) * | 2008-06-26 | 2012-08-28 | Intel Corporation | Management of link states using plateform and device latencies |
US8601296B2 (en) | 2008-12-31 | 2013-12-03 | Intel Corporation | Downstream device service latency reporting for power management |
US8607075B2 (en) * | 2008-12-31 | 2013-12-10 | Intel Corporation | Idle duration reporting for power management |
-
2008
- 2008-12-31 US US12/346,853 patent/US8601296B2/en active Active
-
2009
- 2009-12-23 DE DE102009060269.0A patent/DE102009060269B4/de active Active
- 2009-12-23 TW TW098144512A patent/TWI439863B/zh active
- 2009-12-24 JP JP2009293551A patent/JP5385124B2/ja active Active
- 2009-12-24 KR KR1020090130939A patent/KR101162156B1/ko active IP Right Grant
- 2009-12-26 CN CN2009110001033A patent/CN101853065B/zh active Active
-
2013
- 2013-12-03 US US14/095,982 patent/US20140095908A1/en not_active Abandoned
-
2015
- 2015-01-12 US US14/595,085 patent/US9838967B2/en active Active
-
2017
- 2017-03-08 US US15/453,208 patent/US10182398B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001318742A (ja) * | 2000-05-08 | 2001-11-16 | Mitsubishi Electric Corp | コンピュータシステムおよびコンピュータ読み取り可能な記録媒体 |
JP2002082743A (ja) * | 2000-09-06 | 2002-03-22 | Casio Comput Co Ltd | 電子機器及び電子機器制御プログラムを記憶した記憶媒体 |
JP2004320153A (ja) * | 2003-04-11 | 2004-11-11 | Sony Corp | 無線通信システム及びその電力制御方法 |
JP2005234826A (ja) * | 2004-02-18 | 2005-09-02 | Internatl Business Mach Corp <Ibm> | プログラム、記録媒体、制御方法、及び情報処理装置 |
JP2009070389A (ja) * | 2007-09-17 | 2009-04-02 | Toshiba Corp | 処理装置のためのコントローラ |
JP2010113641A (ja) * | 2008-11-10 | 2010-05-20 | Fujitsu Ltd | プロセッサシステムの動作方法およびプロセッサシステム |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017209869A (ja) * | 2016-05-25 | 2017-11-30 | キヤノン株式会社 | プロセッサに接続されるデバイスから通知される復帰時間に応じてプロセッサの省電力のレベルを決定する情報処理装置及びプロセッサの省電力方法 |
Also Published As
Publication number | Publication date |
---|---|
KR20100080395A (ko) | 2010-07-08 |
US20170177539A1 (en) | 2017-06-22 |
US10182398B2 (en) | 2019-01-15 |
US20140095908A1 (en) | 2014-04-03 |
TWI439863B (zh) | 2014-06-01 |
US20100169684A1 (en) | 2010-07-01 |
US9838967B2 (en) | 2017-12-05 |
KR101162156B1 (ko) | 2012-07-05 |
DE102009060269B4 (de) | 2014-10-16 |
DE102009060269A1 (de) | 2010-07-01 |
US20150257101A1 (en) | 2015-09-10 |
US8601296B2 (en) | 2013-12-03 |
JP5385124B2 (ja) | 2014-01-08 |
CN101853065A (zh) | 2010-10-06 |
CN101853065B (zh) | 2012-11-28 |
TW201040729A (en) | 2010-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5385124B2 (ja) | 電力管理のための下流デバイスのサービス待ち時間報告 | |
JP5661874B2 (ja) | 電力管理のためのアイドル期間報告 | |
US11176068B2 (en) | Methods and apparatus for synchronizing uplink and downlink transactions on an inter-device communication link | |
TWI410789B (zh) | 單晶片系統及用於其之方法 | |
TWI502332B (zh) | 電源管理方法及應用該方法之電子系統 | |
US10394309B2 (en) | Power gated communication controller | |
EP2691831B1 (en) | Activity alignment algorithm by masking traffic flows | |
US9542345B2 (en) | Interrupt suppression strategy | |
KR20180049340A (ko) | 스토리지 장치 및 그것의 링크 상태 제어 방법 | |
CN114265494A (zh) | 工作模式的切换方法及装置、数据传输方法及装置 | |
TW202215202A (zh) | 經由通訊匯流排控制的計算設備中的節能技術 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20111026 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111101 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120131 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120203 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120229 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120305 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120330 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120404 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120427 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121211 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130308 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130313 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130410 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130415 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130513 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130516 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130611 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130806 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130904 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130909 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131003 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5385124 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |