JP2009536376A5 - - Google Patents

Download PDF

Info

Publication number
JP2009536376A5
JP2009536376A5 JP2009502900A JP2009502900A JP2009536376A5 JP 2009536376 A5 JP2009536376 A5 JP 2009536376A5 JP 2009502900 A JP2009502900 A JP 2009502900A JP 2009502900 A JP2009502900 A JP 2009502900A JP 2009536376 A5 JP2009536376 A5 JP 2009536376A5
Authority
JP
Japan
Prior art keywords
component
representation
load
processing system
data processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009502900A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009536376A (ja
JP5303449B2 (ja
Filing date
Publication date
Priority claimed from US11/726,777 external-priority patent/US7873930B2/en
Application filed filed Critical
Publication of JP2009536376A publication Critical patent/JP2009536376A/ja
Publication of JP2009536376A5 publication Critical patent/JP2009536376A5/ja
Application granted granted Critical
Publication of JP5303449B2 publication Critical patent/JP5303449B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009502900A 2006-03-24 2007-03-23 集積回路の設計を最適化するための方法とシステム Active JP5303449B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US78544306P 2006-03-24 2006-03-24
US60/785,443 2006-03-24
US11/726,777 US7873930B2 (en) 2006-03-24 2007-03-22 Methods and systems for optimizing designs of integrated circuits
US11/726,777 2007-03-22
PCT/US2007/007311 WO2007112032A2 (en) 2006-03-24 2007-03-23 Fpga routing with reservation for long lines and sharing long lines

Publications (3)

Publication Number Publication Date
JP2009536376A JP2009536376A (ja) 2009-10-08
JP2009536376A5 true JP2009536376A5 (https=) 2010-05-06
JP5303449B2 JP5303449B2 (ja) 2013-10-02

Family

ID=38440147

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009502900A Active JP5303449B2 (ja) 2006-03-24 2007-03-23 集積回路の設計を最適化するための方法とシステム

Country Status (5)

Country Link
US (4) US7873930B2 (https=)
EP (1) EP2005341A2 (https=)
JP (1) JP5303449B2 (https=)
CN (1) CN101421733B (https=)
WO (1) WO2007112032A2 (https=)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7873930B2 (en) * 2006-03-24 2011-01-18 Synopsys, Inc. Methods and systems for optimizing designs of integrated circuits
US20090249276A1 (en) * 2008-02-25 2009-10-01 The Chinese University Of Hong Kong Methods and systems for fpga rewiring and routing in eda designs
US8296695B1 (en) 2010-06-11 2012-10-23 Altera Corporation Method and apparatus for performing fast incremental resynthesis
WO2012047735A2 (en) * 2010-09-29 2012-04-12 The Regents Of The University Of California In-place resynthesis and remapping techniques for soft error mitigation in fpga
US8850377B1 (en) 2011-01-20 2014-09-30 Xilinx, Inc. Back annotation of output time delays
WO2012154616A2 (en) * 2011-05-06 2012-11-15 Xcelemor, Inc. Computing system with hardware reconfiguration mechanism and method of operation thereof
US8930872B2 (en) * 2012-02-17 2015-01-06 Netronome Systems, Incorporated Staggered island structure in an island-based network flow processor
US8902902B2 (en) 2012-07-18 2014-12-02 Netronome Systems, Incorporated Recursive lookup with a hardware trie structure that has no sequential logic elements
CN104750885A (zh) * 2013-12-29 2015-07-01 北京华大九天软件有限公司 集成电路版图布线中引脚布线资源预分配方法
US9208273B1 (en) * 2014-10-01 2015-12-08 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for implementing clone design components in an electronic design
US20160232006A1 (en) * 2015-02-09 2016-08-11 Qualcomm Incorporated Fan out of result of explicit data graph execution instruction
US10331840B2 (en) 2016-01-15 2019-06-25 International Business Machines Corporation Resource aware method for optimizing wires for slew, slack, or noise
US10120970B2 (en) 2016-06-14 2018-11-06 International Business Machines Corporation Global routing framework of integrated circuit based on localized routing optimization
US11361133B2 (en) * 2017-09-26 2022-06-14 Intel Corporation Method of reporting circuit performance for high-level synthesis
US10699053B1 (en) * 2018-01-17 2020-06-30 Xilinx, Inc. Timing optimization of memory blocks in a programmable IC
US11481535B2 (en) * 2018-05-15 2022-10-25 Nanobridge Semiconductor, Inc. Numerical information generation apparatus, numerical information generation method, and program

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01286438A (ja) * 1988-05-13 1989-11-17 Hitachi Ltd セルの配置配線方式
JPH02218148A (ja) * 1989-02-17 1990-08-30 Sharp Corp 大規模ｌｓｉ中のブロックの端子位置決定方法
US6286128B1 (en) * 1998-02-11 2001-09-04 Monterey Design Systems, Inc. Method for design optimization using logical and physical information
US6438735B1 (en) 1999-05-17 2002-08-20 Synplicity, Inc. Methods and apparatuses for designing integrated circuits
US6449762B1 (en) 1999-10-07 2002-09-10 Synplicity, Inc. Maintaining correspondence between text and schematic representations of circuit elements in circuit synthesis
US6536028B1 (en) * 2000-03-14 2003-03-18 Ammocore Technologies, Inc. Standard block architecture for integrated circuit design
JP4349742B2 (ja) * 2000-12-27 2009-10-21 富士通マイクロエレクトロニクス株式会社 回路設計装置、および回路設計方法
CN1150481C (zh) * 2002-01-15 2004-05-19 清华大学 基于关键网络技术优化时延的标准单元总体布线方法
US6973632B1 (en) 2002-06-11 2005-12-06 Synplicity, Inc. Method and apparatus to estimate delay for logic circuit optimization
JP2004252762A (ja) * 2003-02-20 2004-09-09 Fujitsu Ltd 遅延調整方法及び遅延調整システム
US7251800B2 (en) * 2003-05-30 2007-07-31 Synplicity, Inc. Method and apparatus for automated circuit design
CN1271786C (zh) * 2003-12-16 2006-08-23 复旦大学 可编程逻辑器件结构建模方法
US7051295B2 (en) * 2003-12-23 2006-05-23 Intel Corporation IC design process including automated removal of body contacts from MOSFET devices
US7131096B1 (en) * 2004-06-01 2006-10-31 Pulsic Limited Method of automatically routing nets according to current density rules
US7620917B2 (en) * 2004-10-04 2009-11-17 Synopsys, Inc. Methods and apparatuses for automated circuit design
US7149997B1 (en) 2004-10-15 2006-12-12 Xilinx, Inc. Routing with frame awareness to minimize device programming time and test cost
US7363607B2 (en) * 2005-11-08 2008-04-22 Pulsic Limited Method of automatically routing nets according to parasitic constraint rules
US7873930B2 (en) * 2006-03-24 2011-01-18 Synopsys, Inc. Methods and systems for optimizing designs of integrated circuits
US7519927B1 (en) * 2008-07-02 2009-04-14 International Business Machines Corporation Wiring methods to reduce metal variation effects on launch-capture clock pairs in order to minimize cycle-time overlap violations

Similar Documents

Publication Publication Date Title
JP2009536376A5 (https=)
CN103268375B (zh) 标准单元库版图设计规则检查验证方法
US8495535B2 (en) Partitioning and scheduling uniform operator logic trees for hardware accelerators
US8375345B1 (en) Soft-bounded hierarchical synthesis
US20160070844A1 (en) Selectively reducing graph based analysis pessimism
US9098669B1 (en) Boundary latch and logic placement to satisfy timing constraints
WO2007112032A3 (en) Fpga routing with reservation for long lines and sharing long lines
US20120066654A1 (en) Stability-dependent spare cell insertion
CN106933736A (zh) 一种项目持续集成的方法和系统
US20160125111A1 (en) Managing model checks of sequential designs
ATE420508T1 (de) Verfahren zum schnellen umrouten
CN105868114A (zh) Fpga软件系统及其各模块测试系统和方法
WO2007046749A3 (en) Method for avoiding deadlock in data flow machine
US9875326B2 (en) Addressing coupled noise-based violations with buffering in a batch environment
US20140189630A1 (en) Soft pin insertion during physical design
US9977851B2 (en) Automated attribute propagation and hierarchical consistency checking for non-standard extensions
CN107392384B (zh) 一种基于带有释放时间流水车间的双代理问题的下界求解方法
US10078638B2 (en) Secure hyper transfer of large files
CN103885777A (zh) 一种银行自助系统跨浏览器插件的开发方法
US7921279B2 (en) Operand and result forwarding between differently sized operands in a superscalar processor
CN118627463A (zh) 数据路径优化方法、装置、电子设备及存储介质
CN101639868B (zh) 配重计算机模拟分析设计方法
CN113342698B (zh) 一种测试环境调度方法、计算设备及存储介质
Roy et al. Evolving challenges and techniques for nanometer SoC clock network synthesis
US20150234968A1 (en) Pipeline depth exploration in a register transfer level design description of an electronic circuit