JP2009246195A - Adhesive sheet and processing method of semiconductor wafer using the same - Google Patents

Adhesive sheet and processing method of semiconductor wafer using the same Download PDF

Info

Publication number
JP2009246195A
JP2009246195A JP2008092226A JP2008092226A JP2009246195A JP 2009246195 A JP2009246195 A JP 2009246195A JP 2008092226 A JP2008092226 A JP 2008092226A JP 2008092226 A JP2008092226 A JP 2008092226A JP 2009246195 A JP2009246195 A JP 2009246195A
Authority
JP
Japan
Prior art keywords
adhesive
semiconductor wafer
adhesive sheet
wafer
recess
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008092226A
Other languages
Japanese (ja)
Other versions
JP5399648B2 (en
Inventor
Kenji Kobayashi
賢治 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lintec Corp
Original Assignee
Lintec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lintec Corp filed Critical Lintec Corp
Priority to JP2008092226A priority Critical patent/JP5399648B2/en
Publication of JP2009246195A publication Critical patent/JP2009246195A/en
Application granted granted Critical
Publication of JP5399648B2 publication Critical patent/JP5399648B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To prevent deterioration in a yield of a semiconductor chip by backgrinding, or the like by increasing adhesive strength to a semiconductor wafer. <P>SOLUTION: An adhesive sheet S includes a base material sheet BS, and an adhesive layer A stacked onto one surface of the base material sheet BS, and is protectably pasted to the side of a circuit surface W1 of the semiconductor wafer W. The adhesive layer A includes a recess C. Adhesive strength of a bottom surface C1 at the recess C is set to be weaker than that of the adhesive layer A forming the outside of the recess C. The recess C is provided in a planar shape corresponding to the shape of a pattern P1 formed in the semiconductor wafer W, and an adhesive region to the semiconductor wafer W is secured widely. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、接着シート及びこれを用いた半導体ウエハの処理方法に係り、更に詳しくは、裏面研削等の半導体ウエハの処理工程における当該半導体ウエハの破損を防止し、半導体チップの歩留まり低下を防止することのできる接着シート及びこれを用いた半導体ウエハの処理方法に関する。   The present invention relates to an adhesive sheet and a semiconductor wafer processing method using the same, and more specifically, prevents damage to the semiconductor wafer in a semiconductor wafer processing step such as backside grinding, and prevents a decrease in yield of semiconductor chips. The present invention relates to an adhesive sheet that can be used and a semiconductor wafer processing method using the same.

半導体ウエハ(以下、単に「ウエハ」と称する)としては、その回路面側に電気的な導通を確保するための半田バンプ(以下、「バンプ」という)が形成されたタイプのものがある。また、ウエハは、回路面側に保護用の接着シートが貼付されて裏面研削等の処理が施される。特許文献1には、バンプが形成されたウエハであっても、バンプによって裏面研削後の厚みにばらつきが生じない接着シートが開示されている。この接着シートは、ウエハと略同一の平面形状となる基材シートと、この基材シートの一方の面に積層された接着剤層とを備え、接着剤層は、基材シートの外縁に沿って一定幅に設けられてバンプや回路パターンに重ならないようになっている。   As a semiconductor wafer (hereinafter simply referred to as “wafer”), there is a type in which solder bumps (hereinafter referred to as “bumps”) for ensuring electrical conduction are formed on the circuit surface side. In addition, the wafer is subjected to a process such as back grinding by attaching a protective adhesive sheet to the circuit surface side. Patent Document 1 discloses an adhesive sheet that does not cause variation in the thickness after back surface grinding by a bump even if the wafer has bumps formed thereon. This adhesive sheet includes a base sheet that has substantially the same planar shape as the wafer, and an adhesive layer laminated on one surface of the base sheet, and the adhesive layer extends along the outer edge of the base sheet. It is provided with a certain width so that it does not overlap bumps or circuit patterns.

特開2005−123382号公報JP 2005-123382 A

しかしながら、このような構成にあっては、接着剤層の幅が数ミリメートルとなるため、接着力が十分とは言えない場合がある。これにより、ウエハの裏面研削時におけるグラインダ等からの外力により接着が解除され、保護シートからウエハがずれてしまう、という不都合がある。その結果、ウエハが破損したり、接着シートとの間に研削用の洗浄水等の異物が混入したりして半導体チップの歩留まりが低下する、という不都合を招来する。   However, in such a configuration, since the width of the adhesive layer is several millimeters, the adhesive force may not be sufficient. As a result, there is an inconvenience that the adhesion is released by an external force from a grinder or the like when the back surface of the wafer is ground, and the wafer is displaced from the protective sheet. As a result, there is a disadvantage that the yield of the semiconductor chip is lowered due to damage of the wafer or foreign matters such as grinding cleaning water mixed with the adhesive sheet.

[発明の目的]
本発明は、このような不都合に着目して案出されたものであり、その目的は、ウエハとの接着力を高め、裏面研削等の半導体ウエハの処理工程における当該半導体ウエハの破損を防止し、半導体チップの歩留まり低下を防止することができる接着シート及びこれを用いた半導体ウエハの処理方法を提供することにある。
[Object of invention]
The present invention has been devised by paying attention to such inconveniences, and its purpose is to increase the adhesive force with the wafer and prevent the semiconductor wafer from being damaged during the processing of the semiconductor wafer such as back surface grinding. Another object of the present invention is to provide an adhesive sheet that can prevent a reduction in the yield of semiconductor chips and a semiconductor wafer processing method using the adhesive sheet.

前記目的を達成するため、本発明は、半導体ウエハの回路面側に貼付するための接着シートにおいて、
基材シートと、この基材シートの一方の面に積層された接着剤層とを備え、
前記接着剤層は、半導体ウエハに形成されたパターン形状に対応した凹部を含み、この凹部の底面は、凹部以外の部分を形成する接着剤層より弱い接着力に設定される、という構成を採っている。
In order to achieve the above object, the present invention provides an adhesive sheet for attaching to a circuit surface side of a semiconductor wafer,
A base sheet, and an adhesive layer laminated on one surface of the base sheet,
The adhesive layer includes a recess corresponding to the pattern shape formed on the semiconductor wafer, and the bottom surface of the recess is set to have a weaker adhesive force than the adhesive layer forming a portion other than the recess. ing.

また、本発明は、半導体ウエハの回路面側に貼付するための接着シートにおいて、
基材シートと、この基材シートの一方の面に積層された接着剤層とを備え、
前記半導体ウエハに形成されたパターン形状に対応した凹部を含み、この凹部には、前記接着剤層が設けられていない、という構成を採っている。
Further, the present invention provides an adhesive sheet for attaching to the circuit surface side of a semiconductor wafer,
A base sheet, and an adhesive layer laminated on one surface of the base sheet,
It includes a recess corresponding to the pattern shape formed on the semiconductor wafer, and the recess is not provided with the adhesive layer.

本発明において、前記接着剤層は、エネルギー線硬化型の接着剤からなることが好ましい。   In the present invention, the adhesive layer is preferably made of an energy ray curable adhesive.

また、前記凹部の深さは、半導体ウエハのパターンのない位置から当該パターン上に形成されたバンプの頂点までの高さに対応した深さに設定されるとよい。   The depth of the concave portion may be set to a depth corresponding to the height from a position where there is no pattern on the semiconductor wafer to the apex of the bump formed on the pattern.

更に、前記半導体ウエハの外縁形状と同一、又は、外縁形状よりも小さい外縁形状に形成される、という構成も好ましくは採用される。   Further, a configuration in which the outer edge shape is the same as or smaller than the outer edge shape of the semiconductor wafer is preferably employed.

また、本発明の半導体ウエハの処理方法は、請求項1ないし5の何れかの接着シートを半導体ウエハに貼付した後、当該半導体ウエハを所定処理する、という方法を採っている。   The semiconductor wafer processing method of the present invention employs a method in which the semiconductor wafer is subjected to predetermined processing after the adhesive sheet according to any one of claims 1 to 5 is attached to the semiconductor wafer.

本発明によれば、接着剤層がウエハに形成されたパターン形状に対応した凹部を有するので、パターンの外縁より外側におけるウエハと接着剤層との接着領域を拡大することができる。これにより、裏面研削時にウエハが接着シートからずれることがなくなり、半導体チップの歩留まり低下を防止することが可能となる。また、凹部の底面は弱い接着力に設定されるので、接着シートを剥離するときにバンプをも剥ぎ取ってしまうような不都合を防止することができる。なお、半導体ウエハに形成されたパターン形状に対応した凹部に接着剤層を設けないことでも、同様の効果が得られる。   According to the present invention, since the adhesive layer has a recess corresponding to the pattern shape formed on the wafer, the adhesion area between the wafer and the adhesive layer outside the outer edge of the pattern can be enlarged. As a result, the wafer does not deviate from the adhesive sheet during backside grinding, and it is possible to prevent the yield of semiconductor chips from decreasing. Further, since the bottom surface of the recess is set to have a weak adhesive force, it is possible to prevent inconveniences such as peeling off the bumps when the adhesive sheet is peeled off. The same effect can be obtained by not providing the adhesive layer in the concave portion corresponding to the pattern shape formed on the semiconductor wafer.

また、接着剤層がエネルギー線硬化型の接着剤からなるので、凹部にエネルギー線が照射されることで、凹部の接着剤が硬化して元の形状に戻ったり、変形したりすることを防止できる上、凹部の底面の接着力を低下させることができる。   In addition, since the adhesive layer is made of an energy ray curable adhesive, the concave portion is irradiated with energy rays to prevent the adhesive in the concave portion from hardening and returning to its original shape or deformation. In addition, the adhesive force on the bottom surface of the recess can be reduced.

更に、凹部の深さを前述のように設定したので、ウエハの裏面研削時にバンプによって研削後のウエハの厚みがばらつくことを回避することができ、精度のよい裏面研削を行うことが可能となる。   Furthermore, since the depth of the concave portion is set as described above, it is possible to avoid variation in the thickness of the wafer after grinding due to the bumps when grinding the back surface of the wafer, and it is possible to perform accurate back surface grinding. .

また、接着シートの外縁形状をウエハの外縁形状と同一に形成した場合、ウエハに接着シートを貼付した後、当該接着シートをウエハの外縁に合せて切断する工程を省略することができる。また、接着シートの外縁形状をウエハの外縁形状よりも小さく形成した場合には、外周に面取部を有するウエハにおいて、裏面研削によってウエハ外周よりも接着シートの外周の方が大きくなってしまう現象を回避することができる。   Further, when the outer edge shape of the adhesive sheet is formed to be the same as the outer edge shape of the wafer, it is possible to omit the process of attaching the adhesive sheet to the wafer and then cutting the adhesive sheet along the outer edge of the wafer. In addition, when the outer edge shape of the adhesive sheet is formed smaller than the outer edge shape of the wafer, in the wafer having a chamfered portion on the outer periphery, the outer periphery of the adhesive sheet becomes larger than the outer periphery of the wafer due to back grinding. Can be avoided.

以下、本発明の実施の形態について図面を参照しながら説明する。
なお、本明細書及び特許請求の範囲において、「弱い接着力」、「接着力が弱い」、「接着力が低下」とは、接着力を有さない場合も含む概念として用いる。
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
In the present specification and claims, “weak adhesive strength”, “adhesive strength is weak”, and “adhesive strength is reduced” are used as concepts including cases where no adhesive strength is provided.

図1には、実施形態に係る接着シートをウエハに貼付した状態の平面図が示され、図2には、図1のa矢視部分断面図が示されている。これらの図において、接着シートSは、平面形状が略円形をなす裏面研削前のウエハWの回路面W1側に貼付される。   FIG. 1 is a plan view showing a state in which the adhesive sheet according to the embodiment is attached to a wafer, and FIG. 2 is a partial cross-sectional view taken along arrow a in FIG. In these drawings, the adhesive sheet S is affixed to the circuit surface W1 side of the wafer W before backside grinding whose planar shape is substantially circular.

図3にも示されるように、ウエハWの回路面W1側には、後の工程で平面視升目状に切断されて形成されるチップに対応して形成された多数のパターンP1を備え、パターンP1内には、バンプBが複数箇所に設けられている。   As shown in FIG. 3, the circuit surface W1 side of the wafer W is provided with a large number of patterns P1 formed corresponding to chips formed by cutting in a plane view in a later process. In P1, bumps B are provided at a plurality of locations.

前記接着シートSは、基材シートBSと、この基材シートBSの一方の面(図2中下面)に積層された接着剤層Aとを備えている。基材シートBS及び接着剤層Aの外縁形状は、図2に示されるように、ウエハWの外縁形状よりも小さく形成されている。すなわち、ウエハWの面取り部を除く平面部と略同一の平面形状とすることで、ウエハWの研削に伴ってウエハWの外周よりも接着シートSの外周の方が大きくなり、接着シートSがグラインダの砥石に巻き込まれてウエハWを破損させてしまうことを防止することができる。接着剤層Aは、紫外線等のエネルギー線によって硬化され、接着力が低下するエネルギー線硬化型の接着剤からなる。ここで、図4にも示されるように、接着剤層Aは、部分的に厚みが薄く形成された凹部Cを面内に備えている。   The adhesive sheet S includes a base sheet BS and an adhesive layer A laminated on one surface (the lower surface in FIG. 2) of the base sheet BS. The outer edge shape of the base sheet BS and the adhesive layer A is formed smaller than the outer edge shape of the wafer W, as shown in FIG. That is, the outer periphery of the adhesive sheet S becomes larger than the outer periphery of the wafer W along with the grinding of the wafer W by making the planar shape substantially the same as the planar portion excluding the chamfered portion of the wafer W. It is possible to prevent the wafer W from being damaged by being caught in the grindstone of the grinder. The adhesive layer A is made of an energy ray curable adhesive that is cured by energy rays such as ultraviolet rays and has a reduced adhesive force. Here, as also shown in FIG. 4, the adhesive layer A includes in-plane a recess C that is partially thin.

本実施形態の場合、凹部Cは、図3の二点鎖線(符号P)で示されるように、複数のパターンP1を全体的に囲む形状に形成された図示しない押圧部材で押圧することにより形成されている。凹部Cの底面C1(図2中上面側)は、紫外線が照射され、凹部Cの外側を形成する接着剤層Aより接着力が弱くなっている。また、凹部Cの深さD1は、図2に示されるように、ウエハWのパターンP1のない回路面W1の位置から、パターンP1上に形成されたバンプBの頂点までの高さH1に対応した深さ、すなわち、略同一に設定されている。   In the case of the present embodiment, the concave portion C is formed by pressing with a pressing member (not shown) formed in a shape that entirely surrounds the plurality of patterns P1, as indicated by a two-dot chain line (symbol P) in FIG. Has been. The bottom surface C1 (upper surface side in FIG. 2) of the recess C is irradiated with ultraviolet rays, and the adhesive force is weaker than the adhesive layer A that forms the outside of the recess C. Further, as shown in FIG. 2, the depth D1 of the recess C corresponds to the height H1 from the position of the circuit surface W1 where the pattern P1 does not exist on the wafer W to the apex of the bumps B formed on the pattern P1. The depth is set to be substantially the same.

前記ウエハWの裏面研削を行う場合、図1に示されるように、ウエハWの回路面W1を保護すべく、凹部CがウエハWに形成されたパターンP1を全体的に囲むように接着シートSをウエハWに貼付する。この貼付状態で、接着シートSが所定のテーブル(図示省略)上で保持されるように載置した後、グラインダ等を用いて裏面研削が行われる。このとき、接着剤層Aが、ウエハWのパターンP1を除く略全領域でウエハWに接着しているので、従来例に比べて、接着シートSのウエハWに対する接着力が飛躍的に向上し、裏面研削による外力によって、ウエハWが接着シートSからずれたり、外れたりすることを確実に防止することができる。これにより、ウエハWと接着シートSとの間に研削用の洗浄水等の異物が混入することを回避でき、半導体チップの歩留まり低下を防止することが可能となる。
また、凹部Cの深さD1が前述したように設定されるので、バンプによって裏面研削後のウエハに厚みのばらつきが発生することを回避することができる。なお、凹部Cの底面C1の接着力が低下されているため、研削後に当該接着シートSを剥離するときにバンプBをも剥ぎ取るような不都合は解消される。
When the back surface of the wafer W is ground, as shown in FIG. 1, the adhesive sheet S is formed so that the recess C entirely surrounds the pattern P <b> 1 formed on the wafer W in order to protect the circuit surface W <b> 1 of the wafer W. Is affixed to the wafer W. In this attached state, the adhesive sheet S is placed so as to be held on a predetermined table (not shown), and then back grinding is performed using a grinder or the like. At this time, since the adhesive layer A is bonded to the wafer W in substantially the entire region except the pattern P1 of the wafer W, the adhesive force of the adhesive sheet S to the wafer W is dramatically improved as compared with the conventional example. Thus, it is possible to reliably prevent the wafer W from being displaced from or detached from the adhesive sheet S due to the external force due to the back surface grinding. As a result, it is possible to avoid contamination of foreign matters such as cleaning water for grinding between the wafer W and the adhesive sheet S, and it is possible to prevent a decrease in the yield of the semiconductor chips.
In addition, since the depth D1 of the concave portion C is set as described above, it is possible to avoid variation in thickness of the wafer after back grinding due to the bump. In addition, since the adhesive force of the bottom face C1 of the recessed part C is reduced, the inconvenience of peeling off the bumps B when the adhesive sheet S is peeled off after grinding is eliminated.

以上のように、本発明を実施するための最良の構成、方法等は、前記記載で開示されているが、本発明は、これに限定されるものではない。
すなわち、本発明は、主に特定の実施形態に関して特に図示、説明されているが、本発明の技術的思想及び目的の範囲から逸脱することなく、以上説明した実施形態に対し、形状、位置若しくは配置等に関し、必要に応じて当業者が様々な変更を加えることができるものである。
従って、上記に開示した形状などを限定した記載は、本発明の理解を容易にするために例示的に記載したものであり、本発明を限定するものではないから、それらの形状などの限定の一部若しくは全部の限定を外した部材の名称での記載は、本発明に含まれるものである。
As described above, the best configuration, method, and the like for carrying out the present invention have been disclosed in the above description, but the present invention is not limited to this.
In other words, the present invention has been illustrated and described mainly with respect to specific embodiments, but without departing from the scope of the technical idea and object of the present invention, the shape, position, or With respect to the arrangement and the like, those skilled in the art can make various changes as necessary.
Therefore, the description limited to the shape disclosed above is an example for easy understanding of the present invention, and does not limit the present invention. The description by the name of the member which remove | excluded one part or all part is included in this invention.

例えば、前記凹部Cは、種々の変更が可能であり、例えば、図5及び図6に示されるように、凹部CはそれぞれのパターンP1に対応した形状に形成することができる。このような構成とすることで、各パターン間をも接着領域とすることができるので、接着シートSのウエハWへの接着力を大きくすることができ、裏面研削時のウエハWのずれや異物混入等の不都合をより効果的に防止することができる。なお、凹部Cは複数のパターンP1を部分的に囲む形状に形成することもできる。   For example, the concave portion C can be variously modified. For example, as shown in FIGS. 5 and 6, the concave portion C can be formed in a shape corresponding to each pattern P1. By adopting such a configuration, it is possible to make the bonding region between the patterns, so that the adhesive force of the adhesive sheet S to the wafer W can be increased, and the wafer W shifts and foreign matter during backside grinding. Inconveniences such as mixing can be prevented more effectively. The recess C can also be formed in a shape that partially surrounds the plurality of patterns P1.

また、前記実施形態では、凹部Cの底面C1をフラットとした場合を図示したが、図7に示されるように、凹部Cの底面C1の形状をパターンP1とバンプBの形状に対応させるように、ウエハWの回路面W1側の形状を接着剤層Aに転写したような形状としてもよい。   In the above embodiment, the bottom surface C1 of the recess C is flat. However, as shown in FIG. 7, the shape of the bottom surface C1 of the recess C corresponds to the shape of the pattern P1 and the bump B. The shape of the wafer W on the circuit surface W1 side may be transferred to the adhesive layer A.

更に、図8に示されるように、接着剤層Aを積層しないことで凹部Cを形成するようにしてもよい。このような構成とすることで、エネルギー線によって接着剤層Aを硬化させて接着力を低下させる工程が不要となる。   Furthermore, as shown in FIG. 8, the recess C may be formed by not laminating the adhesive layer A. By setting it as such a structure, the process of hardening the adhesive bond layer A with an energy ray and reducing an adhesive force becomes unnecessary.

また、図9に示されるように、帯状の接着シートSにパターン形状に対応した凹部Cを形成した構成としても良い。この場合、接着剤層Aを保護するために帯状の剥離シートRLを設けてもよい。なお、このような帯状の接着シートSとした場合、ウエハWに貼付後、当該接着シートSを所定形状に切断して使用すればよい。   Further, as shown in FIG. 9, the belt-like adhesive sheet S may be formed with a recess C corresponding to the pattern shape. In this case, a strip-shaped release sheet RL may be provided to protect the adhesive layer A. In addition, when it is set as such a strip | belt-shaped adhesive sheet S, after sticking on the wafer W, the said adhesive sheet S should just be cut | disconnected and used for a predetermined shape.

更に、前記実施形態では、バンプBが形成されたウエハWに対応させた接着シートSについて図示、説明したが、これに限定されることなく、バンプBを有さないウエハWに対応させるように構成してもよい。この場合、凹部Cの深さD1は、ウエハWのパターンP1のない回路面W1の位置から、パターンP1の上部までの高さと略同一に設定すればよい。   Further, in the above-described embodiment, the adhesive sheet S corresponding to the wafer W on which the bump B is formed is illustrated and described. However, the present invention is not limited to this, and the adhesive sheet S is not limited to this. It may be configured. In this case, the depth D1 of the recess C may be set to be substantially the same as the height from the position of the circuit surface W1 where the pattern P1 does not exist on the wafer W to the top of the pattern P1.

また、半導体ウエハは、シリコンウエハや化合物ウエハであってもよい。   The semiconductor wafer may be a silicon wafer or a compound wafer.

更に、接着剤層Aを構成する接着剤は、エネルギー線硬化型の接着剤に限定されることなく、公知の再剥離性の接着剤を使用することができる。   Furthermore, the adhesive which comprises the adhesive bond layer A is not limited to an energy beam curing type adhesive, A well-known releasable adhesive can be used.

また、接着シートSは、裏面研削用の接着シートとして用途限定されるものではなく、その他の半導体ウエハを所定処理する工程、例えば、研磨工程やダイシング工程等において、当該半導体ウエハに貼付して使用することができる。   Further, the adhesive sheet S is not limited to use as an adhesive sheet for back surface grinding, and is used by being attached to the semiconductor wafer in a predetermined processing process such as a polishing process or a dicing process. can do.

実施形態に係る接着シートをウエハに貼付した状態の平面図。The top view in the state where the adhesive sheet concerning an embodiment was stuck on the wafer. 図1のa矢視部分断面図。FIG. ウエハの平面図。The top view of a wafer. 接着シートを接着剤層側から見た概略斜視図。The schematic perspective view which looked at the adhesive sheet from the adhesive bond layer side. 第1の変形例に係る接着シートの図4と同様の概略斜視図。The schematic perspective view similar to FIG. 4 of the adhesive sheet which concerns on a 1st modification. 第1の変形例に係る図5のb矢視部分断面図。FIG. 6 is a partial cross-sectional view taken along arrow b in FIG. 5 according to a first modification. 第2の変形例に係る接着シートの部分断面図。The fragmentary sectional view of the adhesive sheet which concerns on a 2nd modification. 第3の変形例に係る接着シートの部分断面図。The fragmentary sectional view of the adhesive sheet which concerns on a 3rd modification. 第4の変形例に係る接着シートの概略斜視図。The schematic perspective view of the adhesive sheet which concerns on a 4th modification.

符号の説明Explanation of symbols

A 接着剤層
C 凹部
C1 底面
BS 基材シート
P1 パターン
B バンプ
S 接着シート
W 半導体ウエハ
W1 回路面
A Adhesive layer C Recess C1 Bottom BS Base sheet P1 Pattern B Bump S Adhesive sheet W Semiconductor wafer W1 Circuit surface

Claims (6)

半導体ウエハの回路面側に貼付するための接着シートにおいて、
基材シートと、この基材シートの一方の面に積層された接着剤層とを備え、
前記接着剤層は、半導体ウエハに形成されたパターン形状に対応した凹部を含み、この凹部の底面は、凹部以外の部分を形成する接着剤層より弱い接着力に設定されていることを特徴とする接着シート。
In an adhesive sheet for attaching to the circuit surface side of a semiconductor wafer,
A base sheet, and an adhesive layer laminated on one surface of the base sheet,
The adhesive layer includes a recess corresponding to the pattern shape formed on the semiconductor wafer, and the bottom surface of the recess is set to have a weaker adhesive force than the adhesive layer forming a portion other than the recess. Adhesive sheet.
半導体ウエハの回路面側に貼付するための接着シートにおいて、
基材シートと、この基材シートの一方の面に積層された接着剤層とを備え、
前記半導体ウエハに形成されたパターン形状に対応した凹部を含み、この凹部には、前記接着剤層が設けられていないことを特徴とする接着シート。
In an adhesive sheet for attaching to the circuit surface side of a semiconductor wafer,
A base sheet, and an adhesive layer laminated on one surface of the base sheet,
An adhesive sheet comprising a recess corresponding to a pattern shape formed on the semiconductor wafer, wherein the adhesive layer is not provided in the recess.
前記接着剤層は、エネルギー線硬化型の接着剤からなることを特徴とする請求項1又は2記載の接着シート。   The adhesive sheet according to claim 1, wherein the adhesive layer is made of an energy ray curable adhesive. 前記凹部の深さは、半導体ウエハのパターンのない位置から当該パターン上に形成されたバンプの頂点までの高さに対応した深さに設定されていることを特徴とする請求項1、2又は3記載の接着シート。   The depth of the concave portion is set to a depth corresponding to a height from a position where there is no pattern on the semiconductor wafer to the apex of the bump formed on the pattern. 3. The adhesive sheet according to 3. 前記半導体ウエハの外縁形状と同一、又は、外縁形状よりも小さい外縁形状に形成されていることを特徴とする請求項1、2、3又は4記載の接着シート。   5. The adhesive sheet according to claim 1, wherein the adhesive sheet is formed in an outer edge shape that is the same as or smaller than the outer edge shape of the semiconductor wafer. 前記請求項1ないし5の何れかの接着シートを半導体ウエハに貼付した後、当該半導体ウエハを所定処理することを特徴とする半導体ウエハの処理方法。   A method for processing a semiconductor wafer, comprising: applying the adhesive sheet according to any one of claims 1 to 5 to a semiconductor wafer and then performing a predetermined process on the semiconductor wafer.
JP2008092226A 2008-03-31 2008-03-31 Adhesive sheet and semiconductor wafer processing method using the same Expired - Fee Related JP5399648B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008092226A JP5399648B2 (en) 2008-03-31 2008-03-31 Adhesive sheet and semiconductor wafer processing method using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008092226A JP5399648B2 (en) 2008-03-31 2008-03-31 Adhesive sheet and semiconductor wafer processing method using the same

Publications (2)

Publication Number Publication Date
JP2009246195A true JP2009246195A (en) 2009-10-22
JP5399648B2 JP5399648B2 (en) 2014-01-29

Family

ID=41307752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008092226A Expired - Fee Related JP5399648B2 (en) 2008-03-31 2008-03-31 Adhesive sheet and semiconductor wafer processing method using the same

Country Status (1)

Country Link
JP (1) JP5399648B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012212939A (en) * 2010-06-21 2012-11-01 Brewer Science Inc Method and apparatus for removing reversely mounted device wafer from carrier substrate
JP2013165229A (en) * 2012-02-13 2013-08-22 Disco Abrasive Syst Ltd Method for dividing optical device wafer
JP2013235940A (en) * 2012-05-08 2013-11-21 Disco Abrasive Syst Ltd Processing method of wafer
JP2014220418A (en) * 2013-05-09 2014-11-20 株式会社ディスコ Processing method of laminated wafer and pressure-sensitive adhesive sheet
JP2015050445A (en) * 2013-09-05 2015-03-16 古河電気工業株式会社 Adhesive tape and method of manufacturing semiconductor device
WO2016107630A1 (en) * 2014-12-29 2016-07-07 Karl Heinz Priewasser Protective sheeting for use in processing a semiconductor-sized wafer and semiconductor-sized wafer processing method
JP2017011019A (en) * 2015-06-18 2017-01-12 株式会社デンソー Semiconductor device manufacturing method
JP2019212780A (en) * 2018-06-06 2019-12-12 株式会社ディスコ Tape adhesion device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11111162A (en) * 1997-10-02 1999-04-23 Nec Corp Manufacture of field emission cold cathode
JP2003168664A (en) * 2001-11-30 2003-06-13 Seiko Epson Corp Manufacturing method of semiconductor device, semiconductor wafer, and wafer protection tape
JP2005123382A (en) * 2003-10-16 2005-05-12 Lintec Corp Surface protection sheet and method for grinding semiconductor wafer
JP2006032390A (en) * 2004-07-12 2006-02-02 Seiko Epson Corp Dicing sheet, its manufacturing method, and manufacturing method of semiconductor device
JP2006156567A (en) * 2004-11-26 2006-06-15 Sharp Corp Surface protection tape and manufacturing process of semiconductor device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11111162A (en) * 1997-10-02 1999-04-23 Nec Corp Manufacture of field emission cold cathode
JP2003168664A (en) * 2001-11-30 2003-06-13 Seiko Epson Corp Manufacturing method of semiconductor device, semiconductor wafer, and wafer protection tape
JP2005123382A (en) * 2003-10-16 2005-05-12 Lintec Corp Surface protection sheet and method for grinding semiconductor wafer
JP2006032390A (en) * 2004-07-12 2006-02-02 Seiko Epson Corp Dicing sheet, its manufacturing method, and manufacturing method of semiconductor device
JP2006156567A (en) * 2004-11-26 2006-06-15 Sharp Corp Surface protection tape and manufacturing process of semiconductor device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012212939A (en) * 2010-06-21 2012-11-01 Brewer Science Inc Method and apparatus for removing reversely mounted device wafer from carrier substrate
JP2013165229A (en) * 2012-02-13 2013-08-22 Disco Abrasive Syst Ltd Method for dividing optical device wafer
JP2013235940A (en) * 2012-05-08 2013-11-21 Disco Abrasive Syst Ltd Processing method of wafer
JP2014220418A (en) * 2013-05-09 2014-11-20 株式会社ディスコ Processing method of laminated wafer and pressure-sensitive adhesive sheet
JP2015050445A (en) * 2013-09-05 2015-03-16 古河電気工業株式会社 Adhesive tape and method of manufacturing semiconductor device
WO2016107630A1 (en) * 2014-12-29 2016-07-07 Karl Heinz Priewasser Protective sheeting for use in processing a semiconductor-sized wafer and semiconductor-sized wafer processing method
US9905453B2 (en) 2014-12-29 2018-02-27 Disco Corporation Protective sheeting for use in processing a semiconductor-sized wafer and semiconductor-sized wafer processing method
JP2017011019A (en) * 2015-06-18 2017-01-12 株式会社デンソー Semiconductor device manufacturing method
JP2019212780A (en) * 2018-06-06 2019-12-12 株式会社ディスコ Tape adhesion device
JP7055567B2 (en) 2018-06-06 2022-04-18 株式会社ディスコ Tape sticking device

Also Published As

Publication number Publication date
JP5399648B2 (en) 2014-01-29

Similar Documents

Publication Publication Date Title
JP5399648B2 (en) Adhesive sheet and semiconductor wafer processing method using the same
JP6327532B2 (en) Wafer dividing method
JP6657515B2 (en) Method for processing a wafer and protective sheet for use in the method
TWI742343B (en) Method of processing a wafer
WO2005038894A1 (en) Surface-protecting sheet and semiconductor wafer lapping method
JP2006179868A (en) Method and device for peeling off film
JP6308632B2 (en) Method for dividing a wafer
KR20190021440A (en) A method of processing a wafer having projections on its back side
JP2012069747A (en) Semiconductor device and method of manufacturing the same
JP2007096115A (en) Manufacturing method of semiconductor device
JP5379377B2 (en) Surface protection sheet and semiconductor wafer grinding method
JP4444142B2 (en) Manufacturing method of semiconductor device
JP5197037B2 (en) Wafer processing method for processing a wafer on which bumps are formed
JP2009088109A (en) Semiconductor device and method of manufacturing the same
JP2010140957A (en) Semiconductor wafer holding method, method of manufacturing chip element, and spacer
WO2018043008A1 (en) Semiconductor device manufacturing method
JP2013197434A (en) Semiconductor device manufacturing method
JP6057616B2 (en) Wafer processing method
JP2011187747A (en) Substrate dividing method
TWI591700B (en) Methods of protecting peripheries of in-process semiconductor wafers and related in-process wafers and systems
JP2007095908A (en) Wafer processing method
JP6132502B2 (en) Wafer processing method
JP2005216948A (en) Method and device for manufacturing semiconductor device
JP2007073788A (en) Method for dicing wafer
JP5361200B2 (en) Wafer processing method for processing a wafer on which bumps are formed

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20101129

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120926

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121002

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121128

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130305

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131022

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131024

R150 Certificate of patent or registration of utility model

Ref document number: 5399648

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees