JP2009224741A5 - - Google Patents

Download PDF

Info

Publication number
JP2009224741A5
JP2009224741A5 JP2008070798A JP2008070798A JP2009224741A5 JP 2009224741 A5 JP2009224741 A5 JP 2009224741A5 JP 2008070798 A JP2008070798 A JP 2008070798A JP 2008070798 A JP2008070798 A JP 2008070798A JP 2009224741 A5 JP2009224741 A5 JP 2009224741A5
Authority
JP
Japan
Prior art keywords
electrode
insulating substrate
electronic component
component package
mounting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008070798A
Other languages
Japanese (ja)
Other versions
JP2009224741A (en
JP5181755B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2008070798A priority Critical patent/JP5181755B2/en
Priority claimed from JP2008070798A external-priority patent/JP5181755B2/en
Publication of JP2009224741A publication Critical patent/JP2009224741A/en
Publication of JP2009224741A5 publication Critical patent/JP2009224741A5/ja
Application granted granted Critical
Publication of JP5181755B2 publication Critical patent/JP5181755B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Claims (9)

底面形状が略矩形の絶縁基板と、該絶縁基板の底面に形成された実装電極と、を備えた電子部品用パッケージであって、
前記実装電極は、前記絶縁基板が露出するように当該実装電極を分割させない長さの溝部が形成されたような構成であることを特徴とする電子部品用パッケージ。
An electronic component package comprising an insulating substrate having a substantially rectangular bottom shape and a mounting electrode formed on the bottom surface of the insulating substrate,
The mounting electrodes, the electronic component package, wherein said this insulating substrate is the mounting electrodes such as grooves in the not divided length is formed a configuration to expose.
前記溝部の全周が前記実装電極に囲まれていることを特徴とする請求項1に記載の電子部品用パッケージ。2. The electronic component package according to claim 1, wherein an entire circumference of the groove is surrounded by the mounting electrode. 前記溝部は、前記実装電極の外周から内側の所まで切り欠いた切欠状であることを特徴とする請求項1に記載の電子部品用パッケージ。2. The electronic component package according to claim 1, wherein the groove portion has a notch shape that is notched from an outer periphery to an inner portion of the mounting electrode. 前記実装電極は、前記絶縁基板の2つの対向する底辺に沿って夫々形成されていることを特徴とする請求項1に記載の電子部品用パッケージ。   2. The electronic component package according to claim 1, wherein the mounting electrode is formed along two opposing bottom sides of the insulating substrate. 前記実装電極は、前記絶縁基板の底面四隅に夫々形成されていることを特徴とする請求項1に記載の電子部品用パッケージ。   The electronic component package according to claim 1, wherein the mounting electrodes are respectively formed at four corners of the bottom surface of the insulating substrate. 前記実装電極が夫々沿うように形成された前記絶縁基板の2つの対向する底辺と平行で且つ前記実装電極の中心を通る直線によって、前記実装電極を2つの電極領域に分割し、前記絶縁基板の中心側に位置する一方の電極領域の面積をA、他方の電極領域の面積をBとしたときに、A>Bとなるような位置に前記溝部を形成したことを特徴とする請求項に記載の電子部品用パッケージ。 The mounting electrode is divided into two electrode regions by a straight line passing through the center of the mounting electrode and parallel to two opposing bottoms of the insulating substrate formed so that the mounting electrodes are along each other. the area of one electrode region positioned on the center side a, the area of the other electrode region when a B, and claim 4, characterized in that said forming a groove at a position such that a> B Package for electronic components as described. 前記実装電極の頂点のうち、前記絶縁基板の端縁側に位置する2つ頂点同士を結ぶ対角線により前記実装電極を2つの電極領域に分割し、前記絶縁基板の中心側に位置する一方の電極領域の面積をA、他方の電極領域の面積をBとしたときに、A>Bとなるような位置に前記溝部を形成したことを特徴とする請求項に記載の電子部品用パッケージ。 Of the vertices of the mounting electrode, the mounting electrode is divided into two electrode regions by a diagonal line connecting two vertices located on the edge side of the insulating substrate, and one electrode region located on the center side of the insulating substrate 6. The electronic component package according to claim 5 , wherein the groove is formed at a position where A> B, where A is the area of the other electrode region and B is the area of the other electrode region. 前記絶縁基板の前記溝部と対応する位置に凹部を形成したことを特徴とする請求項1乃至の何れか一項に記載の電子部品用パッケージ。 Electronic component package according to any one of claims 1 to 7, characterized in that a recess is formed the groove and the corresponding position of the insulating substrate. 請求項1乃至の何れか一項に記載の電子部品用パッケージを用いて構成したことを特徴とする表面実装型電子デバイス。 A surface-mount type electronic device comprising the electronic component package according to any one of claims 1 to 8 .
JP2008070798A 2008-03-19 2008-03-19 Electronic component package and surface mount electronic device Expired - Fee Related JP5181755B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008070798A JP5181755B2 (en) 2008-03-19 2008-03-19 Electronic component package and surface mount electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008070798A JP5181755B2 (en) 2008-03-19 2008-03-19 Electronic component package and surface mount electronic device

Publications (3)

Publication Number Publication Date
JP2009224741A JP2009224741A (en) 2009-10-01
JP2009224741A5 true JP2009224741A5 (en) 2011-04-21
JP5181755B2 JP5181755B2 (en) 2013-04-10

Family

ID=41241184

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008070798A Expired - Fee Related JP5181755B2 (en) 2008-03-19 2008-03-19 Electronic component package and surface mount electronic device

Country Status (1)

Country Link
JP (1) JP5181755B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011125519A1 (en) * 2010-04-01 2011-10-13 株式会社大真空 Base of surface-mount-type electronic component-use package, and surface-mount-type electronic component-use package
US8729967B2 (en) * 2011-09-08 2014-05-20 Nihon Dempa Kogyo Co., Ltd. Surface-mounted crystal oscillator and manufacturing method thereof
CN104335345B (en) * 2012-05-30 2018-01-26 京瓷株式会社 Circuit board and electronic installation
JP6248539B2 (en) * 2013-10-28 2017-12-20 株式会社大真空 Electronic component package base, electronic component package
JP6176057B2 (en) * 2013-10-28 2017-08-09 株式会社大真空 Electronic component package base, electronic component package

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003158220A (en) * 2001-11-26 2003-05-30 Kyocera Corp Circuit board
JP2003218489A (en) * 2002-01-24 2003-07-31 Kyocera Corp Wiring board
JP3781119B2 (en) * 2003-03-17 2006-05-31 セイコーエプソン株式会社 Package for piezoelectric device and piezoelectric device
JP2009141455A (en) * 2007-12-04 2009-06-25 Nippon Dempa Kogyo Co Ltd Crystal device for surface mounting

Similar Documents

Publication Publication Date Title
WO2009025320A1 (en) Electronic parts package, base for electronic parts package, and junction structure of electronic parts package and circuit substrate
JP2008187054A5 (en)
JP2014112712A5 (en)
US9653376B1 (en) Heat dissipation package structure
JP2009224741A5 (en)
JP2012227472A5 (en)
EP2779810A3 (en) Printed circuit board package structure and manufacturing method thereof
JP2015050384A5 (en)
JP2013544445A5 (en)
JP2011155138A (en) Capacitor
TWI517318B (en) Substrate having pillar group and semiconductor package having pillar group
JP2015088654A5 (en)
JP2013069731A (en) Light emitting device
JP6964336B2 (en) Capacitor
JP2007188957A (en) Surface-mounting electronic component
JP2011176665A5 (en)
US9865787B2 (en) Chip substrate and chip package module
JP2009109472A5 (en)
JP2009188375A5 (en)
JP6428764B2 (en) Chip-type electronic components
JP2009049104A5 (en)
US20160380167A1 (en) Pre-cut substrate and unit chip substrate comprising hemispherical cavity
JP6934175B2 (en) Capacitor
JP2009194279A (en) Laminated electronic component
JP6348288B2 (en) Electronic control unit