JP2008516310A5 - - Google Patents

Download PDF

Info

Publication number
JP2008516310A5
JP2008516310A5 JP2007534713A JP2007534713A JP2008516310A5 JP 2008516310 A5 JP2008516310 A5 JP 2008516310A5 JP 2007534713 A JP2007534713 A JP 2007534713A JP 2007534713 A JP2007534713 A JP 2007534713A JP 2008516310 A5 JP2008516310 A5 JP 2008516310A5
Authority
JP
Japan
Prior art keywords
host identifier
trusted host
integrated circuit
hardware
design
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007534713A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008516310A (ja
Filing date
Publication date
Priority claimed from US10/956,327 external-priority patent/US7987373B2/en
Application filed filed Critical
Publication of JP2008516310A publication Critical patent/JP2008516310A/ja
Publication of JP2008516310A5 publication Critical patent/JP2008516310A5/ja
Pending legal-status Critical Current

Links

JP2007534713A 2004-09-30 2005-09-28 ホスト識別子を使用するプログラマブルハードウエアサブデザインのライセンス交付のための機器及び方法 Pending JP2008516310A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/956,327 US7987373B2 (en) 2004-09-30 2004-09-30 Apparatus and method for licensing programmable hardware sub-designs using a host-identifier
PCT/US2005/034637 WO2006039286A1 (en) 2004-09-30 2005-09-28 Apparatus and method for licensing programmable hardware sub-designs using a host-identifier

Publications (2)

Publication Number Publication Date
JP2008516310A JP2008516310A (ja) 2008-05-15
JP2008516310A5 true JP2008516310A5 (enExample) 2008-11-13

Family

ID=35510929

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007534713A Pending JP2008516310A (ja) 2004-09-30 2005-09-28 ホスト識別子を使用するプログラマブルハードウエアサブデザインのライセンス交付のための機器及び方法

Country Status (5)

Country Link
US (2) US7987373B2 (enExample)
EP (1) EP1797516A1 (enExample)
JP (1) JP2008516310A (enExample)
KR (1) KR101245386B1 (enExample)
WO (1) WO2006039286A1 (enExample)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7243311B2 (en) * 2004-05-28 2007-07-10 Rohm Co., Ltd. Method and apparatus for supporting development of integrated circuit and a transactional business method involving contracting and licensing
US7376929B1 (en) * 2004-11-10 2008-05-20 Xilinx, Inc. Method and apparatus for providing a protection circuit for protecting an integrated circuit design
KR100631202B1 (ko) * 2005-01-11 2006-10-04 삼성전자주식회사 Ｃｄｍａ 버스를 이용한 원칩 시스템 및 그의 데이터전송방법
US7814336B1 (en) 2005-07-12 2010-10-12 Xilinx, Inc. Method and apparatus for protection of time-limited operation of a circuit
US20080183712A1 (en) * 2007-01-29 2008-07-31 Westerinen William J Capacity on Demand Computer Resources
US20080222581A1 (en) * 2007-03-09 2008-09-11 Mips Technologies, Inc. Remote Interface for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design
US8103987B2 (en) * 2007-03-09 2012-01-24 Mips Technologies, Inc. System and method for managing the design and configuration of an integrated circuit semiconductor design
US8181148B2 (en) * 2008-01-15 2012-05-15 International Business Machines Corporation Method for identifying and implementing flexible logic block logic for easy engineering changes
US9026475B2 (en) * 2008-10-31 2015-05-05 Taiwan Semiconductor Manufacturing Company, Ltd. Area trim service business method
US10691860B2 (en) 2009-02-24 2020-06-23 Rambus Inc. Secure logic locking and configuration with camouflaged programmable micro netlists
US9735781B2 (en) 2009-02-24 2017-08-15 Syphermedia International, Inc. Physically unclonable camouflage structure and methods for fabricating same
US8219958B1 (en) * 2010-03-09 2012-07-10 Xilinx, Inc. Creating evaluation hardware using a high level modeling system
US8417965B1 (en) * 2010-04-07 2013-04-09 Xilinx, Inc. Method and circuit for secure definition and integration of cores
CN102262726B (zh) * 2011-06-17 2012-11-21 西安电子科技大学 基于fpga多核的车牌识别系统
US8381161B1 (en) 2011-11-04 2013-02-19 International Business Machines Corporation Method for providing a secure “gray box” view proprietary IP
GB2511975B (en) * 2011-12-21 2021-02-03 Intel Corp Incorporating access control functionality into a system on a chip (SoC)
US8640065B2 (en) * 2012-01-27 2014-01-28 International Business Machines Corporation Circuit verification using computational algebraic geometry
US8581618B1 (en) * 2012-02-14 2013-11-12 Social Silicon, Inc. Apparatus for controlling the usability of intellectual property within a programmable device and method of using
US8782593B2 (en) * 2012-09-25 2014-07-15 Taiwan Semiconductor Manufacturing Company, Ltd. Thermal analysis of integrated circuit packages
US8930878B1 (en) * 2014-01-30 2015-01-06 Mentor Graphics Corporation System to combat design-time vulnerability
US20150242620A1 (en) * 2014-02-27 2015-08-27 Microsemi SoC Corporation Methods for controlling the use of intellectual property in individual integrated circuit devices
US10114369B2 (en) 2014-06-24 2018-10-30 Microsemi SoC Corporation Identifying integrated circuit origin using tooling signature
US10353638B2 (en) 2014-11-18 2019-07-16 Microsemi SoC Corporation Security method and apparatus to prevent replay of external memory data to integrated circuits having only one-time programmable non-volatile memory
US10013517B1 (en) * 2016-01-06 2018-07-03 Xilinx, Inc. High level programming language core protection for high level synthesis
US20170257369A1 (en) * 2016-03-04 2017-09-07 Altera Corporation Flexible feature enabling integrated circuit and methods to operate the integrated circuit
US10338135B2 (en) 2016-09-28 2019-07-02 Amazon Technologies, Inc. Extracting debug information from FPGAs in multi-tenant environments
US11099894B2 (en) 2016-09-28 2021-08-24 Amazon Technologies, Inc. Intermediate host integrated circuit between virtual machine instance and customer programmable logic
US10282330B2 (en) 2016-09-29 2019-05-07 Amazon Technologies, Inc. Configurable logic platform with multiple reconfigurable regions
US10250572B2 (en) 2016-09-29 2019-04-02 Amazon Technologies, Inc. Logic repository service using encrypted configuration data
US10162921B2 (en) * 2016-09-29 2018-12-25 Amazon Technologies, Inc. Logic repository service
US10642492B2 (en) 2016-09-30 2020-05-05 Amazon Technologies, Inc. Controlling access to previously-stored logic in a reconfigurable logic device
EP3513336A4 (en) * 2016-10-18 2020-06-03 SRC Labs, LLC FPGA PLATFORM FOR SERVICE (PAAS)
US11115293B2 (en) 2016-11-17 2021-09-07 Amazon Technologies, Inc. Networked programmable logic service provider
US9935638B1 (en) * 2017-06-21 2018-04-03 Intel Corporation Validating an image for a reconfigurable device
FR3074933B1 (fr) * 2017-12-07 2021-05-21 Algodone Systeme et procede de licence et de mesure d'utilisation d'un bloc ip
US10923596B2 (en) 2019-03-08 2021-02-16 Rambus Inc. Camouflaged FinFET and method for producing same

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040117644A1 (en) * 1998-06-04 2004-06-17 Z4 Technologies, Inc. Method for reducing unauthorized use of software/digital content including self-activating/self-authenticating software/digital content
US6357037B1 (en) 1999-01-14 2002-03-12 Xilinx, Inc. Methods to securely configure an FPGA to accept selected macros
GB9930145D0 (en) 1999-12-22 2000-02-09 Kean Thomas A Method and apparatus for secure configuration of a field programmable gate array
US6748368B1 (en) * 2000-01-05 2004-06-08 Xilinx, Inc. Proprietary core permission structure and method
US6904527B1 (en) * 2000-03-14 2005-06-07 Xilinx, Inc. Intellectual property protection in a programmable logic device
US20020150252A1 (en) * 2001-03-27 2002-10-17 Leopard Logic, Inc. Secure intellectual property for a generated field programmable gate array
US7987510B2 (en) * 2001-03-28 2011-07-26 Rovi Solutions Corporation Self-protecting digital content
GB0114317D0 (en) 2001-06-13 2001-08-01 Kean Thomas A Method of protecting intellectual property cores on field programmable gate array
US20030126059A1 (en) * 2001-12-18 2003-07-03 Hensley Roy Austin Intelectual property (IP) brokering system and method
US6968454B2 (en) 2001-12-27 2005-11-22 Quicksilver Technology, Inc. Apparatus, method and system for generating a unique hardware adaptation inseparable from correspondingly unique content
CA2473956A1 (en) * 2002-01-23 2003-07-31 Intellitech Corporation Management system, method and apparatus for licensed delivery and accounting of electronic circuits
JP2005107878A (ja) * 2003-09-30 2005-04-21 Toshiba Corp 半導体プロセス技術情報の提供システム、提供方法、及び購入方法
JP2005107911A (ja) * 2003-09-30 2005-04-21 Daihen Corp 書込情報生成用プログラム、ハードウェアへの情報書込用プログラム、これらのプログラムを記録したコンピュータ読み取り可能な記録媒体、書込情報生成装置及び情報書込装置
US7107567B1 (en) * 2004-04-06 2006-09-12 Altera Corporation Electronic design protection circuit
US7183799B1 (en) * 2005-02-25 2007-02-27 Xilinx, Inc. Physically-enforced time-limited cores and method of operation

Similar Documents

Publication Publication Date Title
JP2008516310A5 (enExample)
US12340007B2 (en) Enabling late-binding of security features via configuration security controller for accelerator devices
Kermarrec et al. LiteX: an open-source SoC builder and library based on Migen Python DSL
US8417965B1 (en) Method and circuit for secure definition and integration of cores
Kirchgessner et al. VirtualRC: a virtual FPGA platform for applications and tools portability
US8176448B2 (en) Method for N-variant integrated circuit (IC) design, and IC having N-variant circuits implemented therein
US9984193B1 (en) System to combat design-time vulnerability
Bergmann et al. QUKU: a dual-layer reconfigurable architecture
JP2004054834A5 (enExample)
Ranga ParrotPiton and ZynqParrot: FPGA Enablements for the BlackParrot RISC-V Processor
CN108268801A (zh) 基于逆向工程的Xilinx FPGA固核IP破解方法
Kohn Partial reconfiguration of a hardware accelerator with vivado design suite for zynq-7000 ap soc processor
Jerraya et al. The what, why, and how of MPSoCs
US10657210B2 (en) Slack time recycling
Song et al. A low power open multimedia application platform for 3G wireless
Shin et al. Design and implementation of asynchronous processor on FPGA
JP2020514927A5 (enExample)
Jones Optimistic parallelisation of systemc
Piscitelli et al. A Signature‐Based Power Model for MPSoC on FPGA
US8646107B1 (en) Implementing usage limited systems
Kostalampros Post-quantum cryptography acceleration for next generation computers
Mattioli FPGAs in client compute hardware
Roy Advanced FPGA Implementation Techniques
Piccolboni Multi-Functional Interfaces for Accelerators
Vijaya Ranga ParrotPiton and ZynqParrot: FPGA Enablements for the BlackParrot RISC-V Processor