KR101245386B1 - 호스트-식별자를 이용하여 프로그램가능한 하드웨어서브-설계를 라이선싱하는 장치 및 방법 - Google Patents
호스트-식별자를 이용하여 프로그램가능한 하드웨어서브-설계를 라이선싱하는 장치 및 방법 Download PDFInfo
- Publication number
- KR101245386B1 KR101245386B1 KR1020077009489A KR20077009489A KR101245386B1 KR 101245386 B1 KR101245386 B1 KR 101245386B1 KR 1020077009489 A KR1020077009489 A KR 1020077009489A KR 20077009489 A KR20077009489 A KR 20077009489A KR 101245386 B1 KR101245386 B1 KR 101245386B1
- Authority
- KR
- South Korea
- Prior art keywords
- design
- secure host
- host identifier
- integrated circuit
- license
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/76—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in application-specific integrated circuits [ASIC] or field-programmable devices, e.g. field-programmable gate arrays [FPGA] or programmable logic devices [PLD]
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Computer Security & Cryptography (AREA)
- Software Systems (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Storage Device Security (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/956,327 US7987373B2 (en) | 2004-09-30 | 2004-09-30 | Apparatus and method for licensing programmable hardware sub-designs using a host-identifier |
| US10/956,327 | 2004-09-30 | ||
| PCT/US2005/034637 WO2006039286A1 (en) | 2004-09-30 | 2005-09-28 | Apparatus and method for licensing programmable hardware sub-designs using a host-identifier |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20070083812A KR20070083812A (ko) | 2007-08-24 |
| KR101245386B1 true KR101245386B1 (ko) | 2013-03-20 |
Family
ID=35510929
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020077009489A Expired - Lifetime KR101245386B1 (ko) | 2004-09-30 | 2005-09-28 | 호스트-식별자를 이용하여 프로그램가능한 하드웨어서브-설계를 라이선싱하는 장치 및 방법 |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US7987373B2 (enExample) |
| EP (1) | EP1797516A1 (enExample) |
| JP (1) | JP2008516310A (enExample) |
| KR (1) | KR101245386B1 (enExample) |
| WO (1) | WO2006039286A1 (enExample) |
Families Citing this family (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7243311B2 (en) * | 2004-05-28 | 2007-07-10 | Rohm Co., Ltd. | Method and apparatus for supporting development of integrated circuit and a transactional business method involving contracting and licensing |
| US7376929B1 (en) * | 2004-11-10 | 2008-05-20 | Xilinx, Inc. | Method and apparatus for providing a protection circuit for protecting an integrated circuit design |
| KR100631202B1 (ko) * | 2005-01-11 | 2006-10-04 | 삼성전자주식회사 | Cdma 버스를 이용한 원칩 시스템 및 그의 데이터전송방법 |
| US7814336B1 (en) | 2005-07-12 | 2010-10-12 | Xilinx, Inc. | Method and apparatus for protection of time-limited operation of a circuit |
| US20080183712A1 (en) * | 2007-01-29 | 2008-07-31 | Westerinen William J | Capacity on Demand Computer Resources |
| US20080222581A1 (en) | 2007-03-09 | 2008-09-11 | Mips Technologies, Inc. | Remote Interface for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design |
| US8103987B2 (en) * | 2007-03-09 | 2012-01-24 | Mips Technologies, Inc. | System and method for managing the design and configuration of an integrated circuit semiconductor design |
| US8181148B2 (en) * | 2008-01-15 | 2012-05-15 | International Business Machines Corporation | Method for identifying and implementing flexible logic block logic for easy engineering changes |
| US9026475B2 (en) * | 2008-10-31 | 2015-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Area trim service business method |
| US9735781B2 (en) * | 2009-02-24 | 2017-08-15 | Syphermedia International, Inc. | Physically unclonable camouflage structure and methods for fabricating same |
| US10691860B2 (en) | 2009-02-24 | 2020-06-23 | Rambus Inc. | Secure logic locking and configuration with camouflaged programmable micro netlists |
| US8219958B1 (en) * | 2010-03-09 | 2012-07-10 | Xilinx, Inc. | Creating evaluation hardware using a high level modeling system |
| US8417965B1 (en) * | 2010-04-07 | 2013-04-09 | Xilinx, Inc. | Method and circuit for secure definition and integration of cores |
| CN102262726B (zh) * | 2011-06-17 | 2012-11-21 | 西安电子科技大学 | 基于fpga多核的车牌识别系统 |
| US8381161B1 (en) | 2011-11-04 | 2013-02-19 | International Business Machines Corporation | Method for providing a secure “gray box” view proprietary IP |
| US9805221B2 (en) * | 2011-12-21 | 2017-10-31 | Intel Corporation | Incorporating access control functionality into a system on a chip (SoC) |
| US8640065B2 (en) * | 2012-01-27 | 2014-01-28 | International Business Machines Corporation | Circuit verification using computational algebraic geometry |
| US8581618B1 (en) * | 2012-02-14 | 2013-11-12 | Social Silicon, Inc. | Apparatus for controlling the usability of intellectual property within a programmable device and method of using |
| US8782593B2 (en) * | 2012-09-25 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal analysis of integrated circuit packages |
| US8930878B1 (en) * | 2014-01-30 | 2015-01-06 | Mentor Graphics Corporation | System to combat design-time vulnerability |
| US20150242620A1 (en) * | 2014-02-27 | 2015-08-27 | Microsemi SoC Corporation | Methods for controlling the use of intellectual property in individual integrated circuit devices |
| US10114369B2 (en) | 2014-06-24 | 2018-10-30 | Microsemi SoC Corporation | Identifying integrated circuit origin using tooling signature |
| US10353638B2 (en) | 2014-11-18 | 2019-07-16 | Microsemi SoC Corporation | Security method and apparatus to prevent replay of external memory data to integrated circuits having only one-time programmable non-volatile memory |
| US10013517B1 (en) * | 2016-01-06 | 2018-07-03 | Xilinx, Inc. | High level programming language core protection for high level synthesis |
| US20170257369A1 (en) * | 2016-03-04 | 2017-09-07 | Altera Corporation | Flexible feature enabling integrated circuit and methods to operate the integrated circuit |
| US10338135B2 (en) | 2016-09-28 | 2019-07-02 | Amazon Technologies, Inc. | Extracting debug information from FPGAs in multi-tenant environments |
| US11099894B2 (en) | 2016-09-28 | 2021-08-24 | Amazon Technologies, Inc. | Intermediate host integrated circuit between virtual machine instance and customer programmable logic |
| US10162921B2 (en) | 2016-09-29 | 2018-12-25 | Amazon Technologies, Inc. | Logic repository service |
| US10250572B2 (en) | 2016-09-29 | 2019-04-02 | Amazon Technologies, Inc. | Logic repository service using encrypted configuration data |
| US10282330B2 (en) | 2016-09-29 | 2019-05-07 | Amazon Technologies, Inc. | Configurable logic platform with multiple reconfigurable regions |
| US10642492B2 (en) | 2016-09-30 | 2020-05-05 | Amazon Technologies, Inc. | Controlling access to previously-stored logic in a reconfigurable logic device |
| US20190250941A1 (en) * | 2016-10-18 | 2019-08-15 | Src Labs, Llc | Fpga platform as a service (paas) |
| US11115293B2 (en) | 2016-11-17 | 2021-09-07 | Amazon Technologies, Inc. | Networked programmable logic service provider |
| US9935638B1 (en) * | 2017-06-21 | 2018-04-03 | Intel Corporation | Validating an image for a reconfigurable device |
| FR3074933B1 (fr) * | 2017-12-07 | 2021-05-21 | Algodone | Systeme et procede de licence et de mesure d'utilisation d'un bloc ip |
| US10923596B2 (en) | 2019-03-08 | 2021-02-16 | Rambus Inc. | Camouflaged FinFET and method for producing same |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020199110A1 (en) | 2001-06-13 | 2002-12-26 | Algotronix Ltd. | Method of protecting intellectual property cores on field programmable gate array |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040117644A1 (en) * | 1998-06-04 | 2004-06-17 | Z4 Technologies, Inc. | Method for reducing unauthorized use of software/digital content including self-activating/self-authenticating software/digital content |
| US6357037B1 (en) * | 1999-01-14 | 2002-03-12 | Xilinx, Inc. | Methods to securely configure an FPGA to accept selected macros |
| GB9930145D0 (en) * | 1999-12-22 | 2000-02-09 | Kean Thomas A | Method and apparatus for secure configuration of a field programmable gate array |
| US6748368B1 (en) * | 2000-01-05 | 2004-06-08 | Xilinx, Inc. | Proprietary core permission structure and method |
| US6904527B1 (en) * | 2000-03-14 | 2005-06-07 | Xilinx, Inc. | Intellectual property protection in a programmable logic device |
| US20020150252A1 (en) * | 2001-03-27 | 2002-10-17 | Leopard Logic, Inc. | Secure intellectual property for a generated field programmable gate array |
| US7987510B2 (en) * | 2001-03-28 | 2011-07-26 | Rovi Solutions Corporation | Self-protecting digital content |
| US20030126059A1 (en) * | 2001-12-18 | 2003-07-03 | Hensley Roy Austin | Intelectual property (IP) brokering system and method |
| US6968454B2 (en) * | 2001-12-27 | 2005-11-22 | Quicksilver Technology, Inc. | Apparatus, method and system for generating a unique hardware adaptation inseparable from correspondingly unique content |
| CA2473956A1 (en) * | 2002-01-23 | 2003-07-31 | Intellitech Corporation | Management system, method and apparatus for licensed delivery and accounting of electronic circuits |
| JP2005107878A (ja) * | 2003-09-30 | 2005-04-21 | Toshiba Corp | 半導体プロセス技術情報の提供システム、提供方法、及び購入方法 |
| JP2005107911A (ja) * | 2003-09-30 | 2005-04-21 | Daihen Corp | 書込情報生成用プログラム、ハードウェアへの情報書込用プログラム、これらのプログラムを記録したコンピュータ読み取り可能な記録媒体、書込情報生成装置及び情報書込装置 |
| US7107567B1 (en) * | 2004-04-06 | 2006-09-12 | Altera Corporation | Electronic design protection circuit |
| US7183799B1 (en) * | 2005-02-25 | 2007-02-27 | Xilinx, Inc. | Physically-enforced time-limited cores and method of operation |
-
2004
- 2004-09-30 US US10/956,327 patent/US7987373B2/en active Active
-
2005
- 2005-09-28 JP JP2007534713A patent/JP2008516310A/ja active Pending
- 2005-09-28 KR KR1020077009489A patent/KR101245386B1/ko not_active Expired - Lifetime
- 2005-09-28 WO PCT/US2005/034637 patent/WO2006039286A1/en not_active Ceased
- 2005-09-28 EP EP05799672A patent/EP1797516A1/en not_active Withdrawn
-
2011
- 2011-07-11 US US13/180,474 patent/US8729922B2/en not_active Expired - Lifetime
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020199110A1 (en) | 2001-06-13 | 2002-12-26 | Algotronix Ltd. | Method of protecting intellectual property cores on field programmable gate array |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2008516310A (ja) | 2008-05-15 |
| WO2006039286A1 (en) | 2006-04-13 |
| US7987373B2 (en) | 2011-07-26 |
| EP1797516A1 (en) | 2007-06-20 |
| US20110267095A1 (en) | 2011-11-03 |
| US20060075374A1 (en) | 2006-04-06 |
| KR20070083812A (ko) | 2007-08-24 |
| US8729922B2 (en) | 2014-05-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101245386B1 (ko) | 호스트-식별자를 이용하여 프로그램가능한 하드웨어서브-설계를 라이선싱하는 장치 및 방법 | |
| US6904527B1 (en) | Intellectual property protection in a programmable logic device | |
| US7225333B2 (en) | Secure processor architecture for use with a digital rights management (DRM) system on a computing device | |
| US10127374B2 (en) | Methods for controlling the use of intellectual property in individual integrated circuit devices | |
| AU2006200154B2 (en) | Flexible licensing architecture for licensing digital application | |
| US20230245102A1 (en) | Non Fungible Token (NFT) Based Licensing and Digital Rights Management (DRM) for Software and Other Digital Assets | |
| Kean | Cryptographic rights management of FPGA intellectual property cores | |
| US7680743B2 (en) | Software application protection by way of a digital rights management (DRM) system | |
| JP4226849B2 (ja) | デジタル化権管理(drm)システムにおいてデジタルライセンスをポータブルデバイスなどにバイディングし、ポータブルデバイスなどへ/からデジタルライセンスをチェックアウト/チェックインする方法 | |
| TW456103B (en) | Reconfigurable secure hardware apparatus and method of operation | |
| US20020199110A1 (en) | Method of protecting intellectual property cores on field programmable gate array | |
| WO2000059150A2 (en) | Enforcement architecture and method for digital rights management | |
| WO2000058810A2 (en) | Structure of a digital content package | |
| CN101523398A (zh) | 用于管理对插件数据文件访问的系统和方法 | |
| US20030149669A1 (en) | Method and system for licensing intellectual property circuits | |
| CN112912846B (zh) | 管理在部分可重新配置的硬件系统上的软ip的许可证 | |
| US20060259978A1 (en) | Secure exchange of information in electronic design automation with license-related key generation | |
| US8612772B1 (en) | Security core using soft key | |
| US8670561B1 (en) | Method and apparatus for limiting use of IP | |
| Zhang | Combinational Logic Binding for FPGA System Security |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
Patent event date: 20070426 Patent event code: PA01051R01D Comment text: International Patent Application |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20100927 Comment text: Request for Examination of Application |
|
| N231 | Notification of change of applicant | ||
| PN2301 | Change of applicant |
Patent event date: 20111117 Comment text: Notification of Change of Applicant Patent event code: PN23011R01D |
|
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20120202 Patent event code: PE09021S01D |
|
| PE0902 | Notice of grounds for rejection |
Comment text: Final Notice of Reason for Refusal Patent event date: 20120924 Patent event code: PE09021S02D |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20121228 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 20130313 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 20130313 End annual number: 3 Start annual number: 1 |
|
| PG1601 | Publication of registration | ||
| FPAY | Annual fee payment |
Payment date: 20160218 Year of fee payment: 4 |
|
| PR1001 | Payment of annual fee |
Payment date: 20160218 Start annual number: 4 End annual number: 4 |
|
| FPAY | Annual fee payment |
Payment date: 20170220 Year of fee payment: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 20170220 Start annual number: 5 End annual number: 5 |
|
| FPAY | Annual fee payment |
Payment date: 20180219 Year of fee payment: 6 |
|
| PR1001 | Payment of annual fee |
Payment date: 20180219 Start annual number: 6 End annual number: 6 |
|
| PR1001 | Payment of annual fee |
Payment date: 20190218 Start annual number: 7 End annual number: 7 |
|
| FPAY | Annual fee payment |
Payment date: 20200218 Year of fee payment: 8 |
|
| PR1001 | Payment of annual fee |
Payment date: 20200218 Start annual number: 8 End annual number: 8 |
|
| PR1001 | Payment of annual fee |
Payment date: 20210226 Start annual number: 9 End annual number: 9 |
|
| PR1001 | Payment of annual fee |
Payment date: 20220223 Start annual number: 10 End annual number: 10 |
|
| PR1001 | Payment of annual fee |
Payment date: 20240226 Start annual number: 12 End annual number: 12 |