JP2008516310A - ホスト識別子を使用するプログラマブルハードウエアサブデザインのライセンス交付のための機器及び方法 - Google Patents

ホスト識別子を使用するプログラマブルハードウエアサブデザインのライセンス交付のための機器及び方法 Download PDF

Info

Publication number
JP2008516310A
JP2008516310A JP2007534713A JP2007534713A JP2008516310A JP 2008516310 A JP2008516310 A JP 2008516310A JP 2007534713 A JP2007534713 A JP 2007534713A JP 2007534713 A JP2007534713 A JP 2007534713A JP 2008516310 A JP2008516310 A JP 2008516310A
Authority
JP
Japan
Prior art keywords
trusted host
integrated circuit
hardware
host identifier
subdesign
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007534713A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008516310A5 (https=
Inventor
ケニス エス マケルヴェイン
Original Assignee
シンプリシティー インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シンプリシティー インコーポレイテッド filed Critical シンプリシティー インコーポレイテッド
Publication of JP2008516310A publication Critical patent/JP2008516310A/ja
Publication of JP2008516310A5 publication Critical patent/JP2008516310A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/76—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in application-specific integrated circuits [ASIC] or field-programmable devices, e.g. field-programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Computer Security & Cryptography (AREA)
  • Software Systems (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Storage Device Security (AREA)
JP2007534713A 2004-09-30 2005-09-28 ホスト識別子を使用するプログラマブルハードウエアサブデザインのライセンス交付のための機器及び方法 Pending JP2008516310A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/956,327 US7987373B2 (en) 2004-09-30 2004-09-30 Apparatus and method for licensing programmable hardware sub-designs using a host-identifier
PCT/US2005/034637 WO2006039286A1 (en) 2004-09-30 2005-09-28 Apparatus and method for licensing programmable hardware sub-designs using a host-identifier

Publications (2)

Publication Number Publication Date
JP2008516310A true JP2008516310A (ja) 2008-05-15
JP2008516310A5 JP2008516310A5 (https=) 2008-11-13

Family

ID=35510929

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007534713A Pending JP2008516310A (ja) 2004-09-30 2005-09-28 ホスト識別子を使用するプログラマブルハードウエアサブデザインのライセンス交付のための機器及び方法

Country Status (5)

Country Link
US (2) US7987373B2 (https=)
EP (1) EP1797516A1 (https=)
JP (1) JP2008516310A (https=)
KR (1) KR101245386B1 (https=)
WO (1) WO2006039286A1 (https=)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019537099A (ja) * 2016-09-29 2019-12-19 アマゾン テクノロジーズ インコーポレイテッド 論理リポジトリサービス
JP2021506050A (ja) * 2017-12-07 2021-02-18 セントレ・ナショナル・デ・ラ・レシェルシェ・サイエンティフィーク Ｉｐブロックの使用を許可して測定するためのシステム及び方法
US11099894B2 (en) 2016-09-28 2021-08-24 Amazon Technologies, Inc. Intermediate host integrated circuit between virtual machine instance and customer programmable logic
US11115293B2 (en) 2016-11-17 2021-09-07 Amazon Technologies, Inc. Networked programmable logic service provider
US11119150B2 (en) 2016-09-28 2021-09-14 Amazon Technologies, Inc. Extracting debug information from FPGAs in multi-tenant environments
US11171933B2 (en) 2016-09-29 2021-11-09 Amazon Technologies, Inc. Logic repository service using encrypted configuration data
US11182320B2 (en) 2016-09-29 2021-11-23 Amazon Technologies, Inc. Configurable logic platform with multiple reconfigurable regions
US11275503B2 (en) 2016-09-30 2022-03-15 Amazon Technologies, Inc. Controlling access to previously-stored logic in a reconfigurable logic device

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7243311B2 (en) * 2004-05-28 2007-07-10 Rohm Co., Ltd. Method and apparatus for supporting development of integrated circuit and a transactional business method involving contracting and licensing
US7376929B1 (en) * 2004-11-10 2008-05-20 Xilinx, Inc. Method and apparatus for providing a protection circuit for protecting an integrated circuit design
KR100631202B1 (ko) * 2005-01-11 2006-10-04 삼성전자주식회사 Ｃｄｍａ 버스를 이용한 원칩 시스템 및 그의 데이터전송방법
US7814336B1 (en) 2005-07-12 2010-10-12 Xilinx, Inc. Method and apparatus for protection of time-limited operation of a circuit
US20080183712A1 (en) * 2007-01-29 2008-07-31 Westerinen William J Capacity on Demand Computer Resources
US20080222581A1 (en) * 2007-03-09 2008-09-11 Mips Technologies, Inc. Remote Interface for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design
US8103987B2 (en) * 2007-03-09 2012-01-24 Mips Technologies, Inc. System and method for managing the design and configuration of an integrated circuit semiconductor design
US8181148B2 (en) * 2008-01-15 2012-05-15 International Business Machines Corporation Method for identifying and implementing flexible logic block logic for easy engineering changes
US9026475B2 (en) * 2008-10-31 2015-05-05 Taiwan Semiconductor Manufacturing Company, Ltd. Area trim service business method
US9735781B2 (en) * 2009-02-24 2017-08-15 Syphermedia International, Inc. Physically unclonable camouflage structure and methods for fabricating same
US10691860B2 (en) 2009-02-24 2020-06-23 Rambus Inc. Secure logic locking and configuration with camouflaged programmable micro netlists
US8219958B1 (en) * 2010-03-09 2012-07-10 Xilinx, Inc. Creating evaluation hardware using a high level modeling system
US8417965B1 (en) * 2010-04-07 2013-04-09 Xilinx, Inc. Method and circuit for secure definition and integration of cores
CN102262726B (zh) * 2011-06-17 2012-11-21 西安电子科技大学 基于fpga多核的车牌识别系统
US8381161B1 (en) 2011-11-04 2013-02-19 International Business Machines Corporation Method for providing a secure “gray box” view proprietary IP
WO2013095411A1 (en) * 2011-12-21 2013-06-27 Intel Corporation INCORPORATING ACCESS CONTROL FUNCTIONALITY INTO A SYSTEM ON A CHIP (SoC)
US8640065B2 (en) * 2012-01-27 2014-01-28 International Business Machines Corporation Circuit verification using computational algebraic geometry
US8581618B1 (en) * 2012-02-14 2013-11-12 Social Silicon, Inc. Apparatus for controlling the usability of intellectual property within a programmable device and method of using
US8782593B2 (en) * 2012-09-25 2014-07-15 Taiwan Semiconductor Manufacturing Company, Ltd. Thermal analysis of integrated circuit packages
US8930878B1 (en) * 2014-01-30 2015-01-06 Mentor Graphics Corporation System to combat design-time vulnerability
US20150242620A1 (en) * 2014-02-27 2015-08-27 Microsemi SoC Corporation Methods for controlling the use of intellectual property in individual integrated circuit devices
US10114369B2 (en) 2014-06-24 2018-10-30 Microsemi SoC Corporation Identifying integrated circuit origin using tooling signature
US10353638B2 (en) 2014-11-18 2019-07-16 Microsemi SoC Corporation Security method and apparatus to prevent replay of external memory data to integrated circuits having only one-time programmable non-volatile memory
US10013517B1 (en) * 2016-01-06 2018-07-03 Xilinx, Inc. High level programming language core protection for high level synthesis
US20170257369A1 (en) * 2016-03-04 2017-09-07 Altera Corporation Flexible feature enabling integrated circuit and methods to operate the integrated circuit
CA3040887A1 (en) * 2016-10-18 2018-04-26 Src Labs, Llc Fpga platform as a service (paas)
US9935638B1 (en) * 2017-06-21 2018-04-03 Intel Corporation Validating an image for a reconfigurable device
US10923596B2 (en) 2019-03-08 2021-02-16 Rambus Inc. Camouflaged FinFET and method for producing same

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6357037B1 (en) * 1999-01-14 2002-03-12 Xilinx, Inc. Methods to securely configure an FPGA to accept selected macros

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040117644A1 (en) * 1998-06-04 2004-06-17 Z4 Technologies, Inc. Method for reducing unauthorized use of software/digital content including self-activating/self-authenticating software/digital content
GB9930145D0 (en) * 1999-12-22 2000-02-09 Kean Thomas A Method and apparatus for secure configuration of a field programmable gate array
US6748368B1 (en) * 2000-01-05 2004-06-08 Xilinx, Inc. Proprietary core permission structure and method
US6904527B1 (en) * 2000-03-14 2005-06-07 Xilinx, Inc. Intellectual property protection in a programmable logic device
US20020150252A1 (en) * 2001-03-27 2002-10-17 Leopard Logic, Inc. Secure intellectual property for a generated field programmable gate array
US7987510B2 (en) * 2001-03-28 2011-07-26 Rovi Solutions Corporation Self-protecting digital content
GB0114317D0 (en) * 2001-06-13 2001-08-01 Kean Thomas A Method of protecting intellectual property cores on field programmable gate array
US20030126059A1 (en) * 2001-12-18 2003-07-03 Hensley Roy Austin Intelectual property (IP) brokering system and method
US6968454B2 (en) * 2001-12-27 2005-11-22 Quicksilver Technology, Inc. Apparatus, method and system for generating a unique hardware adaptation inseparable from correspondingly unique content
CN1643532A (zh) * 2002-01-23 2005-07-20 英特泰克公司 用于电子电路的许可交付与计费的管理系统、方法和设备
JP2005107911A (ja) * 2003-09-30 2005-04-21 Daihen Corp 書込情報生成用プログラム、ハードウェアへの情報書込用プログラム、これらのプログラムを記録したコンピュータ読み取り可能な記録媒体、書込情報生成装置及び情報書込装置
JP2005107878A (ja) * 2003-09-30 2005-04-21 Toshiba Corp 半導体プロセス技術情報の提供システム、提供方法、及び購入方法
US7107567B1 (en) * 2004-04-06 2006-09-12 Altera Corporation Electronic design protection circuit
US7183799B1 (en) * 2005-02-25 2007-02-27 Xilinx, Inc. Physically-enforced time-limited cores and method of operation

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6357037B1 (en) * 1999-01-14 2002-03-12 Xilinx, Inc. Methods to securely configure an FPGA to accept selected macros

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11099894B2 (en) 2016-09-28 2021-08-24 Amazon Technologies, Inc. Intermediate host integrated circuit between virtual machine instance and customer programmable logic
US11119150B2 (en) 2016-09-28 2021-09-14 Amazon Technologies, Inc. Extracting debug information from FPGAs in multi-tenant environments
JP2019537099A (ja) * 2016-09-29 2019-12-19 アマゾン テクノロジーズ インコーポレイテッド 論理リポジトリサービス
US11074380B2 (en) 2016-09-29 2021-07-27 Amazon Technologies, Inc. Logic repository service
US11171933B2 (en) 2016-09-29 2021-11-09 Amazon Technologies, Inc. Logic repository service using encrypted configuration data
US11182320B2 (en) 2016-09-29 2021-11-23 Amazon Technologies, Inc. Configurable logic platform with multiple reconfigurable regions
US11275503B2 (en) 2016-09-30 2022-03-15 Amazon Technologies, Inc. Controlling access to previously-stored logic in a reconfigurable logic device
US11115293B2 (en) 2016-11-17 2021-09-07 Amazon Technologies, Inc. Networked programmable logic service provider
JP2021506050A (ja) * 2017-12-07 2021-02-18 セントレ・ナショナル・デ・ラ・レシェルシェ・サイエンティフィーク Ｉｐブロックの使用を許可して測定するためのシステム及び方法

Also Published As

Publication number Publication date
US20110267095A1 (en) 2011-11-03
KR20070083812A (ko) 2007-08-24
US7987373B2 (en) 2011-07-26
EP1797516A1 (en) 2007-06-20
WO2006039286A1 (en) 2006-04-13
US8729922B2 (en) 2014-05-20
KR101245386B1 (ko) 2013-03-20
US20060075374A1 (en) 2006-04-06

Similar Documents

Publication Publication Date Title
US8729922B2 (en) Licensing programmable hardware sub-designs using a host-identifier
US12406250B2 (en) Non fungible token (NFT) based licensing and digital rights management (DRM) for software and other digital assets
US6904527B1 (en) Intellectual property protection in a programmable logic device
US7225333B2 (en) Secure processor architecture for use with a digital rights management (DRM) system on a computing device
EP1367475B1 (en) Software application protection by way of a digital rights management (DRM) system
JP4226849B2 (ja) デジタル化権管理（ｄｒｍ）システムにおいてデジタルライセンスをポータブルデバイスなどにバイディングし、ポータブルデバイスなどへ／からデジタルライセンスをチェックアウト／チェックインする方法
CA2533076C (en) Flexible licensing architecture for licensing digital application
CN101523398B (zh) 用于管理对插件数据文件访问的系统和方法
Kean Cryptographic rights management of FPGA intellectual property cores
US20050204405A1 (en) Method and system for digital rights management
WO2007130320A2 (en) Concealment of information in electronic design automation
JP2007507041A (ja) 電子設計自動化における情報の安全な交換
JP4389129B2 (ja) 情報送信システム、情報送信装置、情報受信装置、情報送信方法
US20030149669A1 (en) Method and system for licensing intellectual property circuits
US20090222927A1 (en) Concealment of Information in Electronic Design Automation
JP2005107911A (ja) 書込情報生成用プログラム、ハードウェアへの情報書込用プログラム、これらのプログラムを記録したコンピュータ読み取り可能な記録媒体、書込情報生成装置及び情報書込装置
WO2007123646A2 (en) Secure exchange of information in electronic design automation with license-related key generation
CN112912846B (zh) 管理在部分可重新配置的硬件系统上的软ip的许可证
JP3344810B2 (ja) ソフトウェア保護システム
Barbareschi et al. Partial FPGA bitstream encryption enabling hardware DRM in mobile environments
JP4547907B2 (ja) コントローラ
JP2010282643A (ja) 電子設計自動化における情報の安全な交換
JP2017068622A (ja) ライセンス管理システムおよびライセンス管理方法
JP2001256117A (ja) 情報処理装置、情報処理システム、著作物使用許諾方法、及び記憶媒体

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080926

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080926

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20100805

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20100805

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101004

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20101227

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110107

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110204

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110214

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110301

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110308

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110323

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110711

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111111

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20111121

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20120113