JP2008160149A - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP2008160149A
JP2008160149A JP2008029894A JP2008029894A JP2008160149A JP 2008160149 A JP2008160149 A JP 2008160149A JP 2008029894 A JP2008029894 A JP 2008029894A JP 2008029894 A JP2008029894 A JP 2008029894A JP 2008160149 A JP2008160149 A JP 2008160149A
Authority
JP
Japan
Prior art keywords
bond point
wire
arc
point
refracting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008029894A
Other languages
Japanese (ja)
Other versions
JP4879923B2 (en
Inventor
Tatsunari Mitsui
竜成 三井
Shinichi Akiyama
真一 秋山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinkawa Ltd
Original Assignee
Shinkawa Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinkawa Ltd filed Critical Shinkawa Ltd
Priority to JP2008029894A priority Critical patent/JP4879923B2/en
Publication of JP2008160149A publication Critical patent/JP2008160149A/en
Application granted granted Critical
Publication of JP4879923B2 publication Critical patent/JP4879923B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48095—Kinked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78—Apparatus for connecting with wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78—Apparatus for connecting with wire connectors
    • H01L2224/7825—Means for applying energy, e.g. heating means
    • H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301—Capillary
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512—Aligning
    • H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518—Translational movements
    • H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/859—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving monitoring, e.g. feedback loop
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To achieve a low wire loop in a semiconductor device connecting between a first bond point and second bond point with a wire. <P>SOLUTION: A wire loop form connecting between a first bond point A and second bond point B with a wire 4 is composed of a circular part 31 circularly extending from the first bond point A and a slanting part 33 extending from this circular part 31 to the second bond point B.A refraction part 21 is formed at a connecting part of the circular part 31 and slanting part 33. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

本発明は、第１ボンド点と第２ボンド点間をワイヤで接続する半導体装置に係り、特に低ワイヤループ形状の半導体装置に関する。   The present invention relates to a semiconductor device in which a first bond point and a second bond point are connected by a wire, and more particularly to a semiconductor device having a low wire loop shape.

第１ボンド点と第２ボンド点間を接続したワイヤに垂れが生じると、ワイヤがダイに接触して電気的なショートが生じる。これを防止するため、従来は、第１ボンド点にボールを圧着して圧着ボールを形成した後、圧着ボール上に上方に伸びたネック高さ部を形成し、ネック高さ部の上端に屈折部（癖）を形成している（例えば特許文献１参照。）。   When the wire connecting the first bond point and the second bond point sags, the wire contacts the die and an electrical short circuit occurs. In order to prevent this, conventionally, after a ball is crimped to the first bond point to form a pressure-bonded ball, a neck height portion extending upward is formed on the pressure-bonded ball and refracted at the upper end of the neck height portion. A part (癖) is formed (see, for example, Patent Document 1).

特開平１０−１８９６４１号公報JP-A-10-189441

従来技術の方法は、圧着ボール上にネック高さ部を形成するので、必然的に高いワイヤループとなる。近年、半導体装置は小型化及び薄型化の傾向にあるが、従来技術の方法では、この要望を十分に満足させることができなかった。   The prior art method forms a neck height on the crimp ball, which inevitably results in a high wire loop. In recent years, semiconductor devices tend to be smaller and thinner, but the prior art methods have not been able to satisfy this demand sufficiently.

本発明の課題は、低ワイヤループ化が図れる半導体装置を提供することにある。   An object of the present invention is to provide a semiconductor device capable of reducing the wire loop.

上記課題を解決するための本発明の請求項１の半導体装置は、第１ボンド点と第２ボンド点との間をワイヤで接続したワイヤループ形状は、第１ボンド点から円弧状に伸びた円弧部と、この円弧部から第２ボンド点に伸びた傾斜部とからなり、円弧部と傾斜部との接続部には、屈折部が形成されていることを特徴とする。   In the semiconductor device according to claim 1 of the present invention for solving the above-described problem, the wire loop shape in which the wire is connected between the first bond point and the second bond point extends in an arc shape from the first bond point. It comprises an arc portion and an inclined portion extending from the arc portion to the second bond point, and a refracting portion is formed at the connecting portion between the arc portion and the inclined portion.

上記課題を解決するための本発明の請求項２の半導体装置は、第１ボンド点と第２ボンド点との間をワイヤで接続したワイヤループ形状は、第１ボンド点から円弧状に伸びた円弧部と、この円弧部から水平に伸びた水平部分と、この水平部分から第２ボンド点に伸びた傾斜部とからなり、円弧部と水平部分との接続部、水平部分と傾斜部との接続部には、それぞれ屈折部が形成されていることを特徴とする。   In the semiconductor device according to claim 2 of the present invention for solving the above problem, the wire loop shape in which the first bond point and the second bond point are connected by a wire extends in an arc shape from the first bond point. An arc portion, a horizontal portion extending horizontally from the arc portion, and an inclined portion extending from the horizontal portion to the second bond point, and a connecting portion between the arc portion and the horizontal portion, and between the horizontal portion and the inclined portion Each of the connecting portions is formed with a refracting portion.

第１ボンド点から伸びたワイヤ部分は円弧部であるので、円弧部の高さは、従来のネック高さ部より低くなり、極めて低いワイヤループが形成される。円弧部と傾斜部との接続部には、屈折部が形成されているので、第１ボンド点と第２ボンド点間に接続したワイヤには弛みが生じない。   Since the wire portion extending from the first bond point is an arc portion, the height of the arc portion is lower than that of the conventional neck height portion, and an extremely low wire loop is formed. Since the refracting portion is formed at the connecting portion between the arc portion and the inclined portion, the wire connected between the first bond point and the second bond point does not sag.

本発明の半導体装置の第１の実施の形態を図１（ｆ）により説明する。第１ボンド点Ａと第２ボンド点Ｂとの間をワイヤ４で接続したワイヤループ形状は、第１ボンド点Ａから円弧状に伸びた円弧部３１と、この円弧部３１から第２ボンド点Ｂに伸びた傾斜部３３とからなり、円弧部３１と傾斜部３３との接続部には、屈折部２１が形成されている。   A first embodiment of the semiconductor device of the present invention will be described with reference to FIG. The wire loop shape in which the wire 4 is connected between the first bond point A and the second bond point B includes an arc portion 31 extending in an arc shape from the first bond point A, and the second bond point from the arc portion 31. The refracting portion 21 is formed at the connecting portion between the arc portion 31 and the inclined portion 33.

このように、第１ボンド点Ａから伸びたワイヤ部分は円弧部３１であるので、円弧部３１の高さは、従来のネック高さ部より低くなり、極めて低いワイヤループが形成される。円弧部３１と傾斜部３３との接続部には、屈折部２１が形成されているので、第１ボンド点Ａと第２ボンド点Ｂ間に接続したワイヤ４には弛みが生じない。   Thus, since the wire part extended from the 1st bond point A is the circular arc part 31, the height of the circular arc part 31 becomes lower than the conventional neck height part, and a very low wire loop is formed. Since the refracting portion 21 is formed at the connecting portion between the arc portion 31 and the inclined portion 33, the wire 4 connected between the first bond point A and the second bond point B does not become slack.

次に図１（ｆ）に示すような半導体装置を得るための本発明のワイヤボンディング方法の第１の参考の形態を図１により説明する。図１（ｆ）に示すように、セラミック基板やプリント基板等の基板又はリードフレーム等よりなる回路基板１上には、電極パッド２が形成されたダイ３がマウントされている。電極パッド２の第１ボンド点Ａと回路基板１の配線又はリード等の第２ボンド点Ｂ間はワイヤ４により電気的に接続される。   Next, a first reference embodiment of the wire bonding method of the present invention for obtaining a semiconductor device as shown in FIG. 1 (f) will be described with reference to FIG. As shown in FIG. 1 (f), a die 3 on which electrode pads 2 are formed is mounted on a circuit board 1 made of a substrate such as a ceramic substrate or a printed circuit board or a lead frame. A first bond point A of the electrode pad 2 and a second bond point B such as a wiring or lead of the circuit board 1 are electrically connected by a wire 4.

まず、図１（ａ）に示すように、ワイヤ４をクランプするクランパ（図示せず）は開状態で、キャピラリ５が下降して第１ボンド点Ａにワイヤ４の先端に形成されたボールをボンディングして圧着ボール１１を形成した後、キャピラリ５はＣ点まで少し上昇してワイヤ４を繰り出す。次に図１（ｂ）に示すように、キャピラリ５を第２ボンド点Ｂの方向のＤ点まで水平移動させる。続いて図１（ｃ）に示すように、キャピラリ５をＥ点まで前記上昇量より少ない量下降させる。この図１（ｃ）の工程により、圧着ボール１１の僅かに上方のワイヤ４の部分に腰の強い屈折部２１が付けられる。   First, as shown in FIG. 1A, a clamper (not shown) for clamping the wire 4 is in an open state, the capillary 5 is lowered, and a ball formed at the tip of the wire 4 is placed at the first bond point A. After the bonding ball 11 is formed by bonding, the capillary 5 slightly rises to the point C and feeds the wire 4. Next, as shown in FIG. 1B, the capillary 5 is moved horizontally to point D in the direction of the second bond point B. Subsequently, as shown in FIG. 1 (c), the capillary 5 is lowered to a point E by an amount smaller than the amount of increase. Through the process of FIG. 1 (c), a strong refracting portion 21 is attached to the portion of the wire 4 slightly above the press-bonded ball 11.

次に図１（ｄ）に示すように、キャピラリ５は第１ボンド点Ａと第２ボンド点Ｂに接続するワイヤ長だけＦ点まで上昇してワイヤ４を繰り出す。その後は従来と同じ動作を行う。即ち、図１（ｅ）に示すように、キャピラリ５は円弧運動又は円弧運動後に下降して第２ボンド点Ｂに位置し、第２ボンド点Ｂにワイヤ４をボンディングする。次に図示しないクランパ及びキャピラリ５が共に上昇し、この上昇途中でクランパが閉じ、図１（ｆ）に示すように、ワイヤ４は第２ボンド点Ｂの根元より切断される。これにより、第１ボンド点Ａと第２ボンド点Ｂ間にワイヤ４が電気的に接続される。   Next, as shown in FIG. 1 (d), the capillary 5 rises to the point F by the length of the wire connected to the first bond point A and the second bond point B and feeds the wire 4. After that, the same operation as before is performed. That is, as shown in FIG. 1 (e), the capillary 5 descends after the circular motion or the circular motion and is positioned at the second bond point B, and the wire 4 is bonded to the second bond point B. Next, both the clamper 5 and the capillary 5 (not shown) are raised, and the clamper is closed during the raising, and the wire 4 is cut from the root of the second bond point B as shown in FIG. Thereby, the wire 4 is electrically connected between the first bond point A and the second bond point B.

従来は、圧着ボール１１の上方のワイヤ４の部分にリバース動作を行って屈折部を形成している。このため、圧着ボール１１より上方に立ち上がったネック高さ部が形成された。本実施の形態は、図１（ｂ）に示すように、キャピラリ５を第２ボンド点Ｂの方向に移動させ、その後図１（ｃ）に示すように、キャピラリ５を下降させて屈折部２１を形成するので、屈折部２１の屈折方向が従来と逆になる。このため、図１（ｄ）から図１（ｅ）に示すように、キャピラリ５を第２ボンド点Ｂ上に移動させた場合、圧着ボール１１と屈折部２１間のワイヤ部分は円弧部３１となり、この円弧部３１の高さは、従来のネック高さ部より低くなり、極めて低いワイヤループが形成される。また図１（ｃ）に示すように、キャピラリ５を下降させて屈折部２１を形成するので、強い屈折部２１が形成され、第１ボンド点Ａと第２ボンド点Ｂ間に接続したワイヤ４には弛みが生じない。   Conventionally, the refraction portion is formed by performing a reverse operation on the portion of the wire 4 above the press-bonded ball 11. For this reason, a neck height portion rising above the press-bonded ball 11 was formed. In the present embodiment, as shown in FIG. 1B, the capillary 5 is moved in the direction of the second bond point B, and then the capillary 5 is lowered as shown in FIG. Therefore, the refraction direction of the refracting portion 21 is reversed from the conventional one. Therefore, as shown in FIG. 1D to FIG. 1E, when the capillary 5 is moved onto the second bond point B, the wire portion between the crimp ball 11 and the refracting portion 21 becomes an arc portion 31. The height of the arc portion 31 is lower than that of the conventional neck height portion, and an extremely low wire loop is formed. Further, as shown in FIG. 1C, since the capillary 5 is lowered to form the refracting portion 21, the strong refracting portion 21 is formed and the wire 4 connected between the first bond point A and the second bond point B is formed. Does not sag.

本発明の半導体装置の第２の実施の形態を図２（ｅ）により説明する。第１ボンド点Ａと第２ボンド点Ｂとの間をワイヤ４で接続したワイヤループ形状は、第１ボンド点Ａから円弧状に伸びた円弧部３１と、この円弧部３１から水平に伸びた水平部分３２と、この水平部分３２から第２ボンド点Ｂに伸びた傾斜部３３とからなり、円弧部３１と水平部分３２との接続部、水平部分３２傾斜部３３との接続部には、それぞれ屈折部２１、２２が形成されている。   A second embodiment of the semiconductor device of the present invention will be described with reference to FIG. The wire loop shape in which the wire 4 is connected between the first bond point A and the second bond point B has an arc portion 31 extending in an arc shape from the first bond point A, and extends horizontally from the arc portion 31. It consists of a horizontal portion 32 and an inclined portion 33 extending from the horizontal portion 32 to the second bond point B. The connecting portion between the arc portion 31 and the horizontal portion 32 and the connecting portion between the horizontal portion 32 inclined portion 33 include: Refraction portions 21 and 22 are formed, respectively.

本実施の形態は、前記実施の形態の効果の他に次のような効果が得られる。ワイヤループの途中に屈折部２２を形成するので、屈折部２１と屈折部２２間はほぼ水平部分３２となる。この水平部分３２の存在により、例えばダイ３が２点鎖線で示すように伸びており、第１ボンド点Ａとダイ３の端部との距離が長くてもダイ３との接触が防止でき、又は第１ボンド点Ａと第２ボンド点Ｂの距離が長い場合にもワイヤループの垂れ下がりが小さくて効果的である。   In the present embodiment, the following effects can be obtained in addition to the effects of the above embodiments. Since the refracting portion 22 is formed in the middle of the wire loop, the portion between the refracting portion 21 and the refracting portion 22 is a substantially horizontal portion 32. Due to the presence of the horizontal portion 32, for example, the die 3 extends as shown by a two-dot chain line, and even if the distance between the first bond point A and the end of the die 3 is long, contact with the die 3 can be prevented, Alternatively, even when the distance between the first bond point A and the second bond point B is long, the sag of the wire loop is small and effective.

次に図２（ｅ）に示すような半導体装置を得るための本発明のワイヤボンディング方法の第２の参考の形態を図２により説明する。なお、図１と同じ又は相当部材若しくは相当部分には同一符号を付し、その詳細な説明は省略する。本実施の形態は、図２（ｅ）に示すように、ワイヤ４の途中に屈折部２２を形成したものである。   Next, a second reference embodiment of the wire bonding method of the present invention for obtaining a semiconductor device as shown in FIG. In addition, the same code | symbol is attached | subjected to the same or equivalent member or an equivalent part as FIG. 1, and the detailed description is abbreviate | omitted. In the present embodiment, as shown in FIG. 2 (e), a refracting portion 22 is formed in the middle of the wire 4.

まず、図１（ａ）乃至（ｃ）の工程により圧着ボール１１の僅かに上方に屈折部２１を形成する。次に図２（ａ）に示すように、キャピラリ５は図２（ｅ）の水平部分３２の長さだけＧ点まで上昇する。続いて図２（ｂ）に示すように、第２ボンド点Ｂと反対方向にＨ点まで円弧運動して下降するリバース動作を行う。これにより、ワイヤ４は傾斜状態となり屈折部２２が形成される。次に図２（ｃ）に示すように、キャピラリ５は図２（ｅ）の傾斜部３３の長さだけＩ点まで上昇する。その後は図１（ｅ）（ｆ）と同じ動作を行い、図２（ｄ）（ｅ）に示すように、ワイヤ４を第２ボンド点Ｂにボンディングする。   First, the refracting portion 21 is formed slightly above the press-bonded ball 11 by the steps of FIGS. Next, as shown in FIG. 2A, the capillary 5 rises to the point G by the length of the horizontal portion 32 in FIG. Subsequently, as shown in FIG. 2B, a reverse operation is performed in which the arc moves to the H point in the direction opposite to the second bond point B and descends. As a result, the wire 4 is inclined and the refracting portion 22 is formed. Next, as shown in FIG. 2C, the capillary 5 rises to the point I by the length of the inclined portion 33 in FIG. Thereafter, the same operation as in FIGS. 1E and 1F is performed, and the wire 4 is bonded to the second bond point B as shown in FIGS.

なお、図２の第２の実施の形態においては、屈折部２１と第２ボンド点Ｂ間のワイヤ４部分に１個の屈折部２２を形成したが、２個以上のリバース動作を行って２個以上の屈折部を形成してもよい。   In the second embodiment of FIG. 2, one refracting portion 22 is formed in the wire 4 portion between the refracting portion 21 and the second bond point B, but two or more reverse operations are performed to perform 2 More than one refracting part may be formed.

本発明のワイヤボンディング方法の第１の実施の形態を示す工程図である。It is process drawing which shows 1st Embodiment of the wire bonding method of this invention. 本発明のワイヤボンディング方法の第２の実施の形態を示し、図１（ｃ）に続く工程図である。FIG. 9 is a process diagram illustrating the second embodiment of the wire bonding method of the present invention and continuing from FIG.

符号の説明Explanation of symbols

Ａ 第１ボンド点
Ｂ 第２ボンド点
１ 回路基板
２ 電極パッド
３ ダイ
４ ワイヤ
５ キャピラリ
１１ 圧着ボール
２１、２２ 屈折部
３１ 円弧部
３２ 水平部分
３３ 傾斜部 A 1st bond point B 2nd bond point 1 Circuit board 2 Electrode pad 3 Die 4 Wire 5 Capillary 11 Crimp ball 21, 22 Refraction part 31 Arc part 32 Horizontal part 33 Inclination part

Claims (2)

第１ボンド点と第２ボンド点との間をワイヤで接続したワイヤループ形状は、第１ボンド点から円弧状に伸びた円弧部と、この円弧部から第２ボンド点に伸びた傾斜部とからなり、円弧部と傾斜部との接続部には、屈折部が形成されていることを特徴とする半導体装置。   A wire loop shape in which a wire is connected between the first bond point and the second bond point includes an arc portion extending in an arc shape from the first bond point, and an inclined portion extending from the arc portion to the second bond point. And a refracting portion is formed at a connecting portion between the arc portion and the inclined portion. 第１ボンド点と第２ボンド点との間をワイヤで接続したワイヤループ形状は、第１ボンド点から円弧状に伸びた円弧部と、この円弧部から水平に伸びた水平部分と、この水平部分から第２ボンド点に伸びた傾斜部とからなり、円弧部と水平部分との接続部、水平部分と傾斜部との接続部には、それぞれ屈折部が形成されていることを特徴とする半導体装置。   A wire loop shape in which a wire is connected between the first bond point and the second bond point includes an arc portion extending in an arc shape from the first bond point, a horizontal portion extending horizontally from the arc portion, and the horizontal portion. And an inclined portion extending from the portion to the second bond point, and a refracting portion is formed in each of the connecting portion between the arc portion and the horizontal portion and the connecting portion between the horizontal portion and the inclined portion. Semiconductor device.
JP2008029894A 2003-06-27 2008-02-12 Semiconductor device Expired - Fee Related JP4879923B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008029894A JP4879923B2 (en) 2003-06-27 2008-02-12 Semiconductor device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2003183918 2003-06-27
JP2003183918 2003-06-27
JP2008029894A JP4879923B2 (en) 2003-06-27 2008-02-12 Semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2004066541A Division JP4106039B2 (en) 2003-06-27 2004-03-10 Wire bonding method

Publications (2)

Publication Number Publication Date
JP2008160149A true JP2008160149A (en) 2008-07-10
JP4879923B2 JP4879923B2 (en) 2012-02-22

Family

ID=39660638

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008029894A Expired - Fee Related JP4879923B2 (en) 2003-06-27 2008-02-12 Semiconductor device

Country Status (1)

Country Link
JP (1) JP4879923B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10181452B2 (en) 2017-01-27 2019-01-15 Nichia Corporation Method for manufacturing light-emitting device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07176558A (en) * 1993-12-20 1995-07-14 Mitsubishi Electric Corp Wire bonding method and semiconductor device
JPH1116934A (en) * 1997-06-20 1999-01-22 Fujitsu Ltd Wire-bonding method
JP2003086621A (en) * 2001-09-10 2003-03-20 Rohm Co Ltd Semiconductor device and manufacturing method therefor
JP2004289153A (en) * 2003-03-24 2004-10-14 Texas Instr Inc <Ti> Wire-bonding for semiconductor package

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07176558A (en) * 1993-12-20 1995-07-14 Mitsubishi Electric Corp Wire bonding method and semiconductor device
JPH1116934A (en) * 1997-06-20 1999-01-22 Fujitsu Ltd Wire-bonding method
JP2003086621A (en) * 2001-09-10 2003-03-20 Rohm Co Ltd Semiconductor device and manufacturing method therefor
JP2004289153A (en) * 2003-03-24 2004-10-14 Texas Instr Inc <Ti> Wire-bonding for semiconductor package

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10181452B2 (en) 2017-01-27 2019-01-15 Nichia Corporation Method for manufacturing light-emitting device

Also Published As

Publication number Publication date
JP4879923B2 (en) 2012-02-22

Similar Documents

Publication Publication Date Title
US7617966B2 (en) Semiconductor device
US20070029367A1 (en) Semiconductor device
JP4021378B2 (en) Wire bonding method
JP2004247674A (en) Method for wire bonding
US6352197B1 (en) Method and apparatus for wire-bonding for electric components
JP4642047B2 (en) Semiconductor device
JP4105996B2 (en) Wire bonding method
US20170179065A1 (en) Electrical interconnections for semiconductor devices and methods for forming the same
JP4369401B2 (en) Wire bonding method
JP4879923B2 (en) Semiconductor device
JP2007150144A (en) Semiconductor device and its manufacturing method
JP2009295988A (en) Semiconductor assembly with specially formed bond wires, and method for fabricating such arrangement
JP2005167178A (en) Semiconductor device and wire bonding method
JP4547405B2 (en) Wire bonding method
JP4007917B2 (en) Semiconductor device and manufacturing method thereof
JP2005116915A (en) Semiconductor device
JP2007134504A (en) Semiconductor device
KR20020016083A (en) Method for wire bonding in semiconductor package
JP2005167045A (en) Electronic component and its manufacturing method
JP3854233B2 (en) Wire bonding method
JP2005197360A (en) Semiconductor device and its manufacturing method
JP2004221258A (en) Semiconductor device and its manufacturing method
JPH0684993A (en) Semiconductor device
JP2006054383A (en) Wire bonding method
JP2007042764A (en) Bump forming method, shape of bump or semiconductor device

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101227

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110203

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110715

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110829

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20110920

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111115

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111130

R150 Certificate of patent or registration of utility model

Ref document number: 4879923

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141209

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees