JP2008091628A5 - - Google Patents

Download PDF

Info

Publication number
JP2008091628A5
JP2008091628A5 JP2006270986A JP2006270986A JP2008091628A5 JP 2008091628 A5 JP2008091628 A5 JP 2008091628A5 JP 2006270986 A JP2006270986 A JP 2006270986A JP 2006270986 A JP2006270986 A JP 2006270986A JP 2008091628 A5 JP2008091628 A5 JP 2008091628A5
Authority
JP
Japan
Prior art keywords
insulating film
hole
substrate
electrode pad
resist layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006270986A
Other languages
Japanese (ja)
Other versions
JP5103854B2 (en
JP2008091628A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2006270986A priority Critical patent/JP5103854B2/en
Priority claimed from JP2006270986A external-priority patent/JP5103854B2/en
Publication of JP2008091628A publication Critical patent/JP2008091628A/en
Publication of JP2008091628A5 publication Critical patent/JP2008091628A5/ja
Application granted granted Critical
Publication of JP5103854B2 publication Critical patent/JP5103854B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Description

上記の課題を解決するために、本発明の半導体装置は、基板の一方の面に設けられた第一絶縁膜と、前記第一絶縁膜上に設けられた電極パッドとを有する半導体装置であって、前記基板の一方の面の反対側の面である基板の裏面側から前記電極パッドに達し、前記基板と前記第一絶縁膜とを貫通する孔と、前記電極パッドの裏面を除き前記の少なくとも側面に設けられた第二絶縁膜と、前記第二絶縁膜と前記電極パッドとを覆うように設けられた下地膜と、前記下地膜の内側で、前記に埋め込まれた導電材料からなる貫通電極とを有し、前記の側面と前記電極パッドとの角部に、前記第二絶縁膜がフィレット状に形成されていることを特徴とする
In order to solve the above problems, a semiconductor device of the present invention is a semiconductor device having a first insulating film provided on one surface of a substrate and an electrode pad provided on the first insulating film. Te reaches from the back side of the substrate is a surface opposite to the one surface of the substrate to the electrode pad, and the hole penetrating the said substrate and said first insulating film, the holes except for the rear surface of the electrode pad A second insulating film provided on at least a side surface of the substrate, a base film provided so as to cover the second insulating film and the electrode pad, and a conductive material embedded in the hole inside the base film. The second insulating film is formed in a fillet shape at a corner between the side surface of the hole and the electrode pad .

また、本発明の半導体装置の製造方法は、基板の一方の面に第一絶縁膜を略全面に亘って形成し、前記第一絶縁膜上の所定の位置に電極パッドを形成した半導体基板に、前記基板の裏面側から、前記基板と前記第一絶縁膜との界面までを形成する工程と、前記の底部に露出し、前記電極パッドを覆う前記第一絶縁膜を除去する工程と、前記基板の裏面上および前記の側面および底面に第二絶縁膜を形成する工程と、前記基板の裏面側に前記を覆うレジスト層を設ける工程と、前記レジスト層に加熱処理を行い、前記を覆う前記レジスト層の中央部を盛り上がったドーム形状とする工程と、前記を覆うドーム形状のレジスト層に、フォトリソグラフィにより前記の開口径よりも小さい開口部をパターニングする工程と、前記開口部が形成された前記レジスト層をマスクとして、前記の底面に露出し、前記電極パッドを覆う前記第二絶縁膜の中央部を除去する工程と、前記レジスト層を剥離する除去する工程と、前記露出した電極パッドの裏面と、残された前記第二絶縁膜の表面とに、下地膜を形成する工程と、前記内にメッキ処理により導電材料を埋め込み貫通電極を形成する工程と、を備えたことを特徴とする。
According to another aspect of the present invention, there is provided a method for manufacturing a semiconductor device, comprising: forming a first insulating film over substantially the entire surface of a substrate; and forming an electrode pad at a predetermined position on the first insulating film. A step of forming a hole from the back surface side of the substrate to an interface between the substrate and the first insulating film; a step of removing the first insulating film exposed to the bottom of the hole and covering the electrode pad; A step of forming a second insulating film on the back surface of the substrate and on the side surface and bottom surface of the hole ; a step of providing a resist layer covering the hole on the back surface side of the substrate; and a heat treatment to the resist layer. A step of forming a raised dome-shaped central portion of the resist layer covering the hole , and a step of patterning an opening smaller than the opening diameter of the hole by photolithography on the dome-shaped resist layer covering the hole ; The opening As a mask the resist layer but formed, exposed on the bottom of the hole, and removing a central portion of the second insulating film covering the electrode pad, removing peeling the resist layer, wherein with a rear surface of the exposed electrode pads, on the remaining the surface of the second insulating film, forming a base film, and forming the through electrodes embedded conductive material by plating on the hole It is characterized by that.

次に、本発明の半導体装置は、基板の一方の面に設けられた第一絶縁膜と、前記第一絶縁膜上に設けられた電極パッドとを有する半導体装置であって、前記基板の一方の面の反対側の面である基板の裏面側から前記電極パッドに達し、前記基板と前記第一絶縁膜とを貫通する孔と、前記電極パッドの裏面を除き前記の少なくとも側面に設けられた第二絶縁膜と、前記第二絶縁膜と前記電極パッドとを覆うように設けられた下地膜と、前記下地膜の内側で、前記に埋め込まれた導電材料からなる貫通電極とを有し、前記の側面と前記第一絶縁膜の裏面との角部に、前記基板がフィレット状に張り出し形成されていることを特徴とする。
Next, a semiconductor device of the present invention is a semiconductor device having a first insulating film provided on one surface of a substrate and an electrode pad provided on the first insulating film, wherein one of the substrates The hole is provided on at least a side surface of the hole except for a hole that reaches the electrode pad from a back surface side of the substrate that is a surface opposite to the surface of the substrate and penetrates the substrate and the first insulating film, and a back surface of the electrode pad. A second insulating film, a base film provided so as to cover the second insulating film and the electrode pad, and a through electrode made of a conductive material embedded in the hole inside the base film. And the said board | substrate is extended and formed in the fillet shape in the corner | angular part of the side surface of the said hole , and the back surface of a said 1st insulating film.

次に、本発明の半導体装置の製造方法は、基板の一方の面に第一絶縁膜を略全面に亘って形成し、前記第一絶縁膜上の所定の位置に電極パッドを形成した半導体基板に、前記基板の裏面側から、の側面と前記第一絶縁膜の裏面との角部に前記基板をフィレット状に残しつつ、前記基板の裏面側から前記第一絶縁膜の裏面まで前記を形成する工程と、前記の底部に露出し、前記電極パッドを覆う前記第一絶縁膜を除去する工程と、前記基板の裏面上および前記の側面および底面に第二絶縁膜を形成する工程と、前記基板の裏面側に前記を覆うレジスト層を設ける工程と、前記レジスト層に加熱処理を行い、前記を覆う前記レジスト層の中央部を盛り上がったドーム形状とする工程と、前記を覆うドーム形状のレジスト層に、フォトリソグラフィにより前記の開口径よりも小さい開口部をパターニングする工程と、前記開口部が形成された前記レジスト層をマスクとして、前記の底面に露出し、前記電極パッドを覆う前記第二絶縁膜の中央部を除去する工程と、前記レジスト層を剥離する除去する工程と、前記露出した電極パッドの裏面と、残された前記第二絶縁膜の表面とに、下地膜を形成する工程と、前記内にメッキ処理により導電材料を埋め込み貫通電極を形成する工程と、を備えたことを特徴とする。 Next, in the method for manufacturing a semiconductor device according to the present invention, a first insulating film is formed over substantially the entire surface of one side of the substrate, and an electrode pad is formed at a predetermined position on the first insulating film. The hole from the back side of the substrate to the back side of the first insulating film while leaving the substrate in a fillet shape at the corner between the side surface of the hole and the back side of the first insulating film A step of removing the first insulating film exposed at the bottom of the hole and covering the electrode pad; and forming a second insulating film on the back surface of the substrate and on the side and bottom surfaces of the hole A step, a step of providing a resist layer covering the hole on the back side of the substrate, a step of performing heat treatment on the resist layer, and forming a raised dome shape at the center of the resist layer covering the hole , the resist layer dome shape to cover the hole, follower A step of patterning the opening smaller than the opening diameter of the hole by lithography as a mask the resist layer in which the opening is formed, exposed on the bottom of the hole, the second insulating film covering the electrode pads A step of removing the central portion of the substrate, a step of removing the resist layer, a step of forming a base film on the back surface of the exposed electrode pad and the remaining surface of the second insulating film, And a step of burying a conductive material in the hole by plating to form a through electrode.

Claims (8)

基板の一方の面に設けられた第一絶縁膜と、前記第一絶縁膜上に設けられた電極パッドとを有する半導体装置であって、
前記基板の一方の面の反対側の面である基板の裏面側から前記電極パッドに達し、前記基板と前記第一絶縁膜とを貫通する孔と、前記電極パッドの裏面を除き前記の少なくとも側面に設けられた第二絶縁膜と、
前記第二絶縁膜と前記電極パッドとを覆うように設けられた下地膜と、
前記下地膜の内側で、前記に埋め込まれた導電材料からなる貫通電極とを有し、
前記の側面と前記電極パッドとの角部に、前記第二絶縁膜がフィレット状に形成されていることを特徴とする半導体装置。
A semiconductor device having a first insulating film provided on one surface of a substrate and an electrode pad provided on the first insulating film,
The electrode pad is reached from the back side of the substrate, which is the surface opposite to the one surface of the substrate, passes through the substrate and the first insulating film, and at least of the holes excluding the back surface of the electrode pad A second insulating film provided on the side surface;
A base film provided to cover the second insulating film and the electrode pad;
A through electrode made of a conductive material embedded in the hole inside the base film;
2. The semiconductor device according to claim 1, wherein the second insulating film is formed in a fillet shape at a corner between the side surface of the hole and the electrode pad.
基板の一方の面に第一絶縁膜を略全面に亘って形成し、前記第一絶縁膜上の所定の位置に電極パッドを形成した半導体基板に、
前記基板の裏面側から、前記基板と前記第一絶縁膜との界面までを形成する工程と、
前記の底部に露出し、前記電極パッドを覆う前記第一絶縁膜を除去する工程と、
前記基板の裏面上および前記の側面および底面に第二絶縁膜を形成する工程と、
前記基板の裏面側に前記を覆うレジスト層を設ける工程と、
前記レジスト層に加熱処理を行い、前記を覆う前記レジスト層の中央部を盛り上がったドーム形状とする工程と、
前記を覆うドーム形状のレジスト層に、フォトリソグラフィにより前記の開口径よりも小さい開口部をパターニングする工程と、
前記開口部が形成された前記レジスト層をマスクとして、前記の底面に露出し、
前記電極パッドを覆う前記第二絶縁膜の中央部を除去する工程と、
前記レジスト層を剥離する除去する工程と、
前記露出した電極パッドの裏面と、残された前記第二絶縁膜の表面とに、下地膜を形成する工程と、
前記内にメッキ処理により導電材料を埋め込み貫通電極を形成する工程と、を備えたことを特徴とする半導体装置の製造方法。
A semiconductor substrate in which a first insulating film is formed over substantially the entire surface of one of the substrates, and electrode pads are formed at predetermined positions on the first insulating film.
Forming a hole from the back side of the substrate to the interface between the substrate and the first insulating film;
Removing the first insulating film exposed at the bottom of the hole and covering the electrode pad;
Forming a second insulating film on the back surface of the substrate and on the side surface and bottom surface of the hole ;
Providing a resist layer covering the hole on the back side of the substrate;
Heat-treating the resist layer, and forming a raised dome shape at the center of the resist layer covering the hole ;
Patterning an opening smaller than the opening diameter of the hole by photolithography in a dome-shaped resist layer covering the hole ;
Using the resist layer in which the opening is formed as a mask, exposed on the bottom surface of the hole ,
Removing a central portion of the second insulating film covering the electrode pad;
Removing the resist layer by stripping;
Forming a base film on the exposed back surface of the electrode pad and the remaining surface of the second insulating film;
And a step of embedding a conductive material in the hole by plating to form a through electrode.
前記第二絶縁膜を形成する工程において、前記の側面と前記電極パッドの裏面との角部に前記第二絶縁膜をフィレット状に形成することを特徴とする請求項2に記載の半導体装置の製造方法。 3. The semiconductor device according to claim 2, wherein in the step of forming the second insulating film, the second insulating film is formed in a fillet shape at a corner portion between a side surface of the hole and a back surface of the electrode pad. Manufacturing method. 前記第二絶縁膜をエッチングする工程は、ドライエッチングを用いることを特徴とする請求項2または3に記載の半導体装置の製造方法。   4. The method of manufacturing a semiconductor device according to claim 2, wherein the step of etching the second insulating film uses dry etching. 基板の一方の面に設けられた第一絶縁膜と、
前記第一絶縁膜上に設けられた電極パッドとを有する半導体装置であって、
前記基板の一方の面の反対側の面である基板の裏面側から前記電極パッドに達し、前記基板と前記第一絶縁膜とを貫通する孔と、前記電極パッドの裏面を除き前記の少なくとも側面に設けられた第二絶縁膜と、
前記第二絶縁膜と前記電極パッドとを覆うように設けられた下地膜と、
前記下地膜の内側で、前記に埋め込まれた導電材料からなる貫通電極とを有し、
前記の側面と前記第一絶縁膜の裏面との角部に、前記基板がフィレット状に張り出し形成されていることを特徴とする半導体装置。
A first insulating film provided on one surface of the substrate;
A semiconductor device having an electrode pad provided on the first insulating film,
The electrode pad is reached from the back side of the substrate, which is the surface opposite to the one surface of the substrate, passes through the substrate and the first insulating film, and at least of the holes excluding the back surface of the electrode pad A second insulating film provided on the side surface;
A base film provided to cover the second insulating film and the electrode pad;
A through electrode made of a conductive material embedded in the hole inside the base film;
2. A semiconductor device according to claim 1, wherein the substrate is formed in a fillet shape at corners between the side surface of the hole and the back surface of the first insulating film.
基板の一方の面に第一絶縁膜を略全面に亘って形成し、前記第一絶縁膜上の所定の位置に電極パッドを形成した半導体基板に、
前記基板の裏面側から、の側面と前記第一絶縁膜の裏面との角部に前記基板をフィレット状に残しつつ、前記基板の裏面側から前記第一絶縁膜の裏面まで前記を形成する工程と、
前記の底部に露出し、前記電極パッドを覆う前記第一絶縁膜を除去する工程と、
前記基板の裏面上および前記の側面および底面に第二絶縁膜を形成する工程と、
前記基板の裏面側に前記を覆うレジスト層を設ける工程と、
前記レジスト層に加熱処理を行い、前記を覆う前記レジスト層の中央部を盛り上がったドーム形状とする工程と、
前記を覆うドーム形状のレジスト層に、フォトリソグラフィにより前記の開口径よりも小さい開口部をパターニングする工程と、
前記開口部が形成された前記レジスト層をマスクとして、前記の底面に露出し、
前記電極パッドを覆う前記第二絶縁膜の中央部を除去する工程と、
前記レジスト層を剥離する除去する工程と、
前記露出した電極パッドの裏面と、残された前記第二絶縁膜の表面とに、下地膜を形成する工程と、
前記内にメッキ処理により導電材料を埋め込み貫通電極を形成する工程と、を備えたことを特徴とする半導体装置の製造方法。
A semiconductor substrate in which a first insulating film is formed over substantially the entire surface of one of the substrates, and electrode pads are formed at predetermined positions on the first insulating film.
From the back side of the substrate, while leaving the substrate to fillet the corner between the back surface of the the side of the hole first insulating film, forming the hole from the back side of the substrate to the back surface of the first insulating film And a process of
Removing the first insulating film exposed at the bottom of the hole and covering the electrode pad;
Forming a second insulating film on the back surface of the substrate and on the side surface and bottom surface of the hole ;
Providing a resist layer covering the hole on the back side of the substrate;
Heat-treating the resist layer, and forming a raised dome shape at the center of the resist layer covering the hole ;
Patterning an opening smaller than the opening diameter of the hole by photolithography on a dome-shaped resist layer covering the hole ;
Using the resist layer in which the opening is formed as a mask, exposed on the bottom surface of the hole ,
Removing a central portion of the second insulating film covering the electrode pad;
Removing the resist layer by stripping;
Forming a base film on the exposed back surface of the electrode pad and the remaining surface of the second insulating film;
And a step of embedding a conductive material in the hole by plating to form a through electrode.
請求項1または請求項5に記載の半導体装置が実装されていることを特徴とする回路基板。   A circuit board on which the semiconductor device according to claim 1 is mounted. 請求項1または請求項5に記載の半導体装置を備えたことを特徴とする電子機器。   An electronic apparatus comprising the semiconductor device according to claim 1.
JP2006270986A 2006-10-02 2006-10-02 SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, CIRCUIT BOARD AND ELECTRONIC DEVICE Active JP5103854B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006270986A JP5103854B2 (en) 2006-10-02 2006-10-02 SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, CIRCUIT BOARD AND ELECTRONIC DEVICE

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006270986A JP5103854B2 (en) 2006-10-02 2006-10-02 SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, CIRCUIT BOARD AND ELECTRONIC DEVICE

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2012168069A Division JP5655825B2 (en) 2012-07-30 2012-07-30 SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, CIRCUIT BOARD AND ELECTRONIC DEVICE

Publications (3)

Publication Number Publication Date
JP2008091628A JP2008091628A (en) 2008-04-17
JP2008091628A5 true JP2008091628A5 (en) 2012-04-12
JP5103854B2 JP5103854B2 (en) 2012-12-19

Family

ID=39375482

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006270986A Active JP5103854B2 (en) 2006-10-02 2006-10-02 SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, CIRCUIT BOARD AND ELECTRONIC DEVICE

Country Status (1)

Country Link
JP (1) JP5103854B2 (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010035379A1 (en) 2008-09-26 2010-04-01 パナソニック株式会社 Semiconductor device and a method of fabricating the same
EP2338171B1 (en) 2008-10-15 2015-09-23 ÅAC Microtec AB Method for making an interconnection via
JP5596919B2 (en) * 2008-11-26 2014-09-24 キヤノン株式会社 Manufacturing method of semiconductor device
US8399354B2 (en) * 2009-01-13 2013-03-19 Taiwan Semiconductor Manufacturing Company, Ltd. Through-silicon via with low-K dielectric liner
JP5532394B2 (en) 2009-10-15 2014-06-25 セイコーエプソン株式会社 Semiconductor device, circuit board, and electronic equipment
JP5703556B2 (en) * 2009-10-19 2015-04-22 セイコーエプソン株式会社 Semiconductor device, semiconductor device manufacturing method, circuit board, and electronic apparatus
US8384225B2 (en) * 2010-11-12 2013-02-26 Xilinx, Inc. Through silicon via with improved reliability
JP5598420B2 (en) * 2011-05-24 2014-10-01 株式会社デンソー Manufacturing method of electronic device
SG10201710532WA (en) * 2013-06-17 2018-02-27 Applied Materials Inc Method for copper plating through silicon vias using wet wafer back contact
JP5765546B2 (en) * 2014-03-07 2015-08-19 セイコーエプソン株式会社 Semiconductor device, circuit board, and electronic equipment
JP2016225471A (en) 2015-05-29 2016-12-28 株式会社東芝 Semiconductor device and method of manufacturing the same
US10874426B2 (en) 2017-02-10 2020-12-29 Covidien Lp Seal assembly with integral filter and evacuation port
US11357542B2 (en) 2019-06-21 2022-06-14 Covidien Lp Valve assembly and retainer for surgical access assembly

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4110390B2 (en) * 2002-03-19 2008-07-02 セイコーエプソン株式会社 Manufacturing method of semiconductor device
JP4493516B2 (en) * 2004-02-17 2010-06-30 三洋電機株式会社 Manufacturing method of semiconductor device
JP4376715B2 (en) * 2004-07-16 2009-12-02 三洋電機株式会社 Manufacturing method of semiconductor device

Similar Documents

Publication Publication Date Title
JP2008091628A5 (en)
TWI413461B (en) Method of manufacturing wiring board
JP2010092943A5 (en)
TWI451549B (en) Package structure having embedded semiconductor component and fabrication method thereof
JP2010283044A5 (en)
JP2010103398A5 (en)
TW200509333A (en) Method for fabricating thermally enhanced semiconductor device
JP2007013092A5 (en)
JP2008263125A5 (en)
JP2011040702A5 (en)
JP2007150275A5 (en)
JP2005101268A5 (en)
KR20140044034A (en) The printed circuit board and the method for manufacturing the same
JP2009105311A5 (en)
JP2010129899A5 (en)
TW201025529A (en) Substrate structure and manufacturing method thereof
JP2009076497A5 (en)
KR20120115034A (en) The printed circuit board and the method for manufacturing the same
TWI524441B (en) Circuit board and method of manufacturing the same
JP2008124339A5 (en)
TW201618622A (en) Circuit board and manufacturing method for same
JP2009129982A5 (en)
TWI530240B (en) Printed circuit board and method for manufacturing same
KR20170041530A (en) Printed circuit board and method of manufacturing the same
JP2005311215A5 (en)