JP2008011383A - Modulation circuit system and its voltage controlled oscillator - Google Patents

Modulation circuit system and its voltage controlled oscillator Download PDF

Info

Publication number
JP2008011383A
JP2008011383A JP2006181908A JP2006181908A JP2008011383A JP 2008011383 A JP2008011383 A JP 2008011383A JP 2006181908 A JP2006181908 A JP 2006181908A JP 2006181908 A JP2006181908 A JP 2006181908A JP 2008011383 A JP2008011383 A JP 2008011383A
Authority
JP
Japan
Prior art keywords
signal
controlled oscillator
voltage
modulation
pll loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006181908A
Other languages
Japanese (ja)
Other versions
JP4919011B2 (en
Inventor
Makoto Ishii
誠 石井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kenwood KK
Original Assignee
Kenwood KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kenwood KK filed Critical Kenwood KK
Priority to JP2006181908A priority Critical patent/JP4919011B2/en
Publication of JP2008011383A publication Critical patent/JP2008011383A/en
Application granted granted Critical
Publication of JP4919011B2 publication Critical patent/JP4919011B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a modulation circuit system and a voltage controlled oscillator capable of avoiding the performance degradation of the voltage controlled oscillator by reducing a circuit load on the voltage controlled oscillator of a PLL loop. <P>SOLUTION: The system includes the PLL loop having the voltage controlled oscillator 12; an adding means 17 for adding a modulation signal and an adjusting voltage out of the PLL loop; and a frequency coarse-adjusting means 18 for supplying an output from the adding means 17 to the voltage control oscillator 12. Further the system supplies an added signal of the modulation signal added and output from the adding means 17 and the adjusting voltage outside the PLL loop to the voltage controlled oscillator 12 through the frequency coarse-adjusting means 18, and generates a modulation signal by superposing an oscillation frequency signal of the voltage controlled oscillator 12 in the PLL loop to the added signal. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

本発明は、PLLループを用いた変調回路方式に関し、詳しくは、PLLループの電圧制御発振器にPLLループ外調整電圧供給手段と変調手段を共存させる変調回路方式及びその電圧制御発振器に関する。   The present invention relates to a modulation circuit system using a PLL loop. More specifically, the present invention relates to a modulation circuit system in which a PLL loop voltage-controlled oscillator coexists with an adjustment voltage supply means outside a PLL loop and a modulation means, and the voltage-controlled oscillator.

図4は、従来の第1の変調回路方式を示す回路ブロック図である。図4において、PLL10は、位相比較器及び分周器を有する。基準発振器(VC−TXCO)14が位相比較器に接続され、マイコン15の一方の端子が分周器に接続されたPLL10は、ループフィルタ11と電圧制御発振器(VCO)12とローパスフィルタ(LPF)13とにより閉ループを構成し、従来のPLLループを形成している。マイコン15の他方の端子はA/D−D/Aコンバータ16に接続されている。A/D−D/Aコンバータ16は、周波数粗調整回路18と変調回路23とに接続され、周波数粗調整回路18と変調回路23とは、VCO12に接続されている。またA/D−D/Aコンバータ16には、変調信号が入力されている。   FIG. 4 is a circuit block diagram showing a first conventional modulation circuit system. In FIG. 4, the PLL 10 includes a phase comparator and a frequency divider. A PLL 10 in which a reference oscillator (VC-TXCO) 14 is connected to a phase comparator and one terminal of the microcomputer 15 is connected to a frequency divider includes a loop filter 11, a voltage controlled oscillator (VCO) 12, and a low-pass filter (LPF). 13 constitutes a closed loop to form a conventional PLL loop. The other terminal of the microcomputer 15 is connected to the A / D-D / A converter 16. The A / D-D / A converter 16 is connected to the frequency coarse adjustment circuit 18 and the modulation circuit 23, and the frequency coarse adjustment circuit 18 and the modulation circuit 23 are connected to the VCO 12. A modulation signal is input to the A / D-D / A converter 16.

マイコン15は、PLL10の分周器の分周比を制御し、位相比較器は、分周器の出力信号とVC−TXCO14の出力信号との位相を比較する。ループフィルタ11は、位相比較器で比較された位相比較結果を基に制御電圧を生成し、VCO12は、この制御電圧により決定される所定の発振周波数を発生する。その後マイコン15は従来の方法により、PLL10からPLLループ周波数が所定の値にロックされていることを確認する。LPF13は、VCO12から分周器にフィードバックする信号に含まれる高調波成分をカットする。またマイコン15は、A/D−D/Aコンバータ16を制御して、入力された変調信号のレベルを所定のレベルに調整し、A/D−D/Aコンバータ16は、レベル調整された変調信号を変調回路23へ出力する。VCO12の発振周波数信号に変調回路23の変調信号を重畳させて変調が行われる。   The microcomputer 15 controls the frequency division ratio of the frequency divider of the PLL 10, and the phase comparator compares the phase of the output signal of the frequency divider with the output signal of the VC-TXCO 14. The loop filter 11 generates a control voltage based on the phase comparison result compared by the phase comparator, and the VCO 12 generates a predetermined oscillation frequency determined by this control voltage. Thereafter, the microcomputer 15 confirms that the PLL loop frequency is locked to a predetermined value from the PLL 10 by a conventional method. The LPF 13 cuts harmonic components contained in the signal fed back from the VCO 12 to the frequency divider. The microcomputer 15 controls the A / D-D / A converter 16 to adjust the level of the input modulation signal to a predetermined level, and the A / D-D / A converter 16 controls the level-adjusted modulation. The signal is output to the modulation circuit 23. Modulation is performed by superimposing the modulation signal of the modulation circuit 23 on the oscillation frequency signal of the VCO 12.

さらにマイコン15は、A/D−D/Aコンバータ16が個別に有するD/Aコンバータを制御して、PLLループ外調整電圧を生成し、A/D−D/Aコンバータ16は、生成されたPLLループ外調整電圧を周波数粗調整回路18へ出力する。周波数粗調整回路18は、周波数帯切り替え時のロックアップタイムの短縮のため、周波数切り替え前と同じPLL制御電圧で周波数帯が切り替るように、A/D−D/Aコンバータ16で設定されたPLLループ外調整電圧を基に、VCO12の発振周波数を制御する。特許文献1には、切り替え前のPLLループの制御電圧と同一制御電圧で、切り替え後の発信周波数帯の発振周波数となるように、電圧制御発振器の発振周波数を制御するループ外調整電圧を、電圧制御発振器に供給する手段が記載されている。
特許第3302301号公報
Further, the microcomputer 15 controls the D / A converter that the A / D-D / A converter 16 has individually to generate a regulation voltage outside the PLL loop, and the A / D-D / A converter 16 is generated. The adjustment voltage outside the PLL loop is output to the frequency coarse adjustment circuit 18. The frequency coarse adjustment circuit 18 is set by the A / D-D / A converter 16 so that the frequency band is switched at the same PLL control voltage as before the frequency switching in order to shorten the lock-up time at the time of switching the frequency band. Based on the adjustment voltage outside the PLL loop, the oscillation frequency of the VCO 12 is controlled. Patent Document 1 discloses an adjustment voltage outside the loop for controlling the oscillation frequency of the voltage controlled oscillator so that the oscillation frequency of the oscillation frequency band after switching is the same control voltage as the control voltage of the PLL loop before switching. Means for supplying to the controlled oscillator are described.
Japanese Patent No. 3302301

図5は、従来の第2の変調回路方式を示す回路ブロック図である。図5において、広い周波数帯域をカバーするため、図4のVCOに相当する第1VCO12と第1変調回路23に対して、第2VCO20と第2変調回路24と、周波数帯域を切り替るための切り替えスイッチ21が新たに加わっている。切り替えスイッチ21は、マイコン15により制御されて第1及び第2VCO12、20のいずれかを活性化し、周波数帯域を切り替えている。このように従来においては、周波数粗調整回路と変調回路との複数の回路がVCOに直接付加されるため、VCOに流入するノイズの経路も複数となり、S/N、C/N性能の劣化を招くばかりでなく、特性のばらつきの原因となっていた。また、VCOが複数になる場合にはVCOの数だけ変調回路を必要とし、回路構成が複雑になると共にコストも増大していた。   FIG. 5 is a circuit block diagram showing a second conventional modulation circuit system. In FIG. 5, in order to cover a wide frequency band, the second VCO 20 and the second modulation circuit 24 and the changeover switch for switching the frequency band with respect to the first VCO 12 and the first modulation circuit 23 corresponding to the VCO of FIG. 21 is newly added. The changeover switch 21 is controlled by the microcomputer 15 and activates one of the first and second VCOs 12 and 20 to switch the frequency band. Thus, in the prior art, since a plurality of circuits including the frequency coarse adjustment circuit and the modulation circuit are directly added to the VCO, there are a plurality of paths of noise flowing into the VCO, which deteriorates the S / N and C / N performance. It was not only inviting, but also causing variations in characteristics. Further, when there are a plurality of VCOs, modulation circuits are required as many as the number of VCOs, which complicates the circuit configuration and increases the cost.

本発明は、このような問題を解決するためになされたものであり、その目的は、発振機能及び変調機能を共存させることにより、個別の変調回路を不用とするPLLループの電圧制御発振器による変調回路方式及びその電圧制御発振器を提供することにある。   The present invention has been made to solve such a problem, and its object is to modulate a voltage-controlled oscillator in a PLL loop that does not use an individual modulation circuit by coexisting an oscillation function and a modulation function. The object is to provide a circuit system and a voltage controlled oscillator thereof.

本発明の変調回路方式は、電圧制御発振器を具備するPLLループと、変調信号とPLLループ外調整電圧とを加算する加算手段と、加算手段の出力を電圧制御発振器へ供給する周波数粗調整手段とを有し、加算手段において加算されて出力された、変調信号とPLLループ外調整電圧との加算信号を、周波数粗調整手段を介して電圧制御発振器へ供給し、PLLループにおける電圧制御発振器の発振周波数信号に加算信号を重畳して変調信号を生成することを特徴とする。   The modulation circuit system of the present invention includes a PLL loop including a voltage controlled oscillator, an adding means for adding a modulation signal and an adjustment voltage outside the PLL loop, and a coarse frequency adjusting means for supplying the output of the adding means to the voltage controlled oscillator. The addition signal of the modulation signal and the adjustment voltage outside the PLL loop, which is added and outputted by the addition means, is supplied to the voltage controlled oscillator via the frequency coarse adjustment means, and the oscillation of the voltage controlled oscillator in the PLL loop The modulation signal is generated by superimposing the addition signal on the frequency signal.

本発明の変調回路方式は、前記加算手段に換わり、前記PLLループ外調整電圧に、カップリングキャパシタを介して前記変調信号を重畳し、前記周波数粗調整手段に入力することを特徴とする。   The modulation circuit system according to the present invention is characterized in that, instead of the addition means, the modulation signal is superimposed on the PLL loop outside adjustment voltage via a coupling capacitor and is input to the frequency coarse adjustment means.

本発明の電圧制御発振器は、変調回路のない受信用電圧制御発振器であって、発振周波数信号に、変調信号とPLLループ外調整電圧との加算信号、又は、前記カップリングキャパシタを介して前記変調信号を重畳した前記PLLループ外調整電圧を前記発振周波数信号に重畳して、変調信号を生成することを特徴とする。   The voltage-controlled oscillator according to the present invention is a voltage-controlled oscillator for reception without a modulation circuit, and the modulation frequency is added to the oscillation frequency signal via the addition signal of the modulation signal and the adjustment voltage outside the PLL loop, or via the coupling capacitor. The modulation signal is generated by superimposing the PLL loop outside adjustment voltage on which the signal is superimposed on the oscillation frequency signal.

本発明によれば、電圧制御発振器の性能を向上できると共に、個別の変調回路を不用にすることができ、変調回路のない受信用電圧制御発振器を送信用に用いることができる。   According to the present invention, the performance of the voltage controlled oscillator can be improved, an individual modulation circuit can be made unnecessary, and a reception voltage controlled oscillator without a modulation circuit can be used for transmission.

本発明による変調回路方式の実施の形態について、図を用いて説明する。図1は、本発明による変調回路方式を示す回路ブロック図である。図1において、VC−TXCO14とマイコン15に接続されたPLL10は、ループフィルタ11とVCO12とLPF13とにより閉ループを構成し、従来のPLLループを形成している。またマイコン15に接続されているA/D−D/Aコンバータ16は、加算手段である加算回路17に接続されている。さらに加算器17は、周波数粗調整手段である周波数粗調整回路18に接続され、周波数粗調整回路18は、VCO12に接続されている。A/D−D/Aコンバータ16には、変調信号が入力されている。   Embodiments of a modulation circuit system according to the present invention will be described with reference to the drawings. FIG. 1 is a circuit block diagram showing a modulation circuit system according to the present invention. In FIG. 1, a PLL 10 connected to a VC-TXCO 14 and a microcomputer 15 forms a closed loop by a loop filter 11, a VCO 12, and an LPF 13 to form a conventional PLL loop. The A / D-D / A converter 16 connected to the microcomputer 15 is connected to an adding circuit 17 which is an adding means. Further, the adder 17 is connected to a frequency coarse adjustment circuit 18 which is a frequency coarse adjustment means, and the frequency coarse adjustment circuit 18 is connected to the VCO 12. A modulation signal is input to the A / D-D / A converter 16.

マイコン15は、PLL10を制御し、LPF13の出力信号とVC−TXCO14の出力信号との位相を比較する。ループフィルタ11は、位相比較器で比較された位相比較結果を基に制御電圧を生成し、VCO12は、この制御電圧により決定される所定の発振周波数を発生する。LPF13は、VCO12から分周器にフィードバックする信号に含まれる高調波成分をカットする。   The microcomputer 15 controls the PLL 10 and compares the phases of the output signal of the LPF 13 and the output signal of the VC-TXCO 14. The loop filter 11 generates a control voltage based on the phase comparison result compared by the phase comparator, and the VCO 12 generates a predetermined oscillation frequency determined by this control voltage. The LPF 13 cuts harmonic components contained in the signal fed back from the VCO 12 to the frequency divider.

またマイコン15は、A/D−D/Aコンバータ16を制御して、入力された変調信号のレベルを所定のレベルに調整する。A/D−D/Aコンバータ16は、レベル調整された変調信号を加算回路17へ出力する。さらにマイコン15は、A/D−D/Aコンバータ16が個別に有するD/Aコンバータを制御して、PLLループ外調整電圧を生成し、A/D−D/Aコンバータ16は、生成されたPLLループ外調整電圧を加算回路17へ出力する。   The microcomputer 15 controls the A / D-D / A converter 16 to adjust the level of the input modulation signal to a predetermined level. The A / D-D / A converter 16 outputs the modulated signal whose level has been adjusted to the adder circuit 17. Further, the microcomputer 15 controls the D / A converter that the A / D-D / A converter 16 has individually to generate the adjustment voltage outside the PLL loop, and the A / D-D / A converter 16 is generated. The adjustment voltage outside the PLL loop is output to the adder circuit 17.

加算回路17は、例えば演算増幅器によりPLLループ外調整電圧とレベル調整された変調信号とを加算した加算信号を周波数粗調整回路18へ出力する。周波数粗調整回路18は、VCO12の発振周波数信号に加算信号を重畳させて変調を行う。このため、周波数粗調整回路18はVCO12に組み込まれてもよい。変調された被変調信号は送信手段(図示されず)へ出力され電力増幅されて送信される。このようにPLLループのVCO12に掛かる回路負担を抑えることが可能となるため、VCO12の性能の低下を無くすることができる。   The adder circuit 17 outputs, to the frequency coarse adjustment circuit 18, an addition signal obtained by adding the adjustment voltage outside the PLL loop and the level-adjusted modulation signal by an operational amplifier, for example. The frequency coarse adjustment circuit 18 performs modulation by superimposing the addition signal on the oscillation frequency signal of the VCO 12. For this reason, the frequency coarse adjustment circuit 18 may be incorporated in the VCO 12. The modulated modulated signal is output to a transmission means (not shown), power amplified and transmitted. As described above, since it is possible to suppress the circuit load applied to the VCO 12 of the PLL loop, it is possible to eliminate the deterioration of the performance of the VCO 12.

図2は、本発明による広い周波数帯域をカバーするための変調回路方式を示す回路ブロック図である。図2において、図1のVCOに相当する第1VCO12に対して、第2VCO20と、周波数帯域を切り替るための切り替えスイッチ21とが新たに加わっている。切り替えスイッチ21は、マイコン15により制御されて第1及び第2VCO12、20のいずれかを活性化し、周波数帯域を切り替えている。このように、従来の変調回路のような付加回路を伴わないでVCOを増加することが可能であるため、回路構成が簡単でコストの増大を抑えることができる。   FIG. 2 is a circuit block diagram showing a modulation circuit system for covering a wide frequency band according to the present invention. In FIG. 2, a second VCO 20 and a changeover switch 21 for switching the frequency band are newly added to the first VCO 12 corresponding to the VCO of FIG. The changeover switch 21 is controlled by the microcomputer 15 and activates one of the first and second VCOs 12 and 20 to switch the frequency band. As described above, since it is possible to increase the VCO without an additional circuit such as a conventional modulation circuit, the circuit configuration is simple and an increase in cost can be suppressed.

また、入力される変調信号のレベル調整が不要な場合は、A/D−D/Aコンバータ16によるレベル変換と加算器17とを省略しても良い。図3は、本発明による変調信号のレベル調整が不要な場合の変調回路方式を示す回路ブロック図である。図3において、入力された変調信号は、カップリングキャパシタ22によりPLLループ外調整電圧に直接重畳されて、周波数粗調整回路18へ入力されるため、回路構成をさらに簡素化することが可能となる。   Further, when the level adjustment of the input modulation signal is unnecessary, level conversion by the A / D-D / A converter 16 and the adder 17 may be omitted. FIG. 3 is a circuit block diagram showing a modulation circuit system when the level adjustment of the modulation signal according to the present invention is unnecessary. In FIG. 3, since the input modulation signal is directly superimposed on the adjustment voltage outside the PLL loop by the coupling capacitor 22 and input to the coarse frequency adjustment circuit 18, the circuit configuration can be further simplified. .

以上説明したように、本発明によると、VCOに対して周波数粗調整回路以外に従来の変調回路を別に付加する必要がないので、従来の変調回路が原因で発生していたVCOの性能劣化やばらつきを著しく緩和することができる。又、加算回路が1回路増えるが、従来はひとつまたは複数個あった変調回路がすべて必要なくなる為、コストダウンできる。さらに、変調回路の無い受信用VCOにも変調回路を付加することなくかつ性能を劣化させずに変調をかける事ができるようになるため、送信用VCOとして使用できるようになり、使用周波数帯域の広帯域化が可能になる。   As described above, according to the present invention, it is not necessary to separately add a conventional modulation circuit to the VCO in addition to the frequency coarse adjustment circuit. Therefore, the VCO performance degradation caused by the conventional modulation circuit can be reduced. The variation can be remarkably reduced. In addition, the number of adder circuits is increased by one. However, since one or more conventional modulation circuits are not necessary, the cost can be reduced. Furthermore, since it becomes possible to apply modulation to a reception VCO without a modulation circuit without adding a modulation circuit and without degrading performance, it can be used as a transmission VCO, Broadband becomes possible.

本発明による変調回路方式を示す回路。4 is a circuit showing a modulation circuit system according to the present invention. 本発明の広周波数帯域をカバーする変調回路方式を示す回路ブロック図。The circuit block diagram which shows the modulation circuit system which covers the wide frequency band of this invention. 本発明の変調信号のレベル調整が不要な場合の変調回路方式を示す回路ブロック図。The circuit block diagram which shows the modulation circuit system when the level adjustment of the modulation signal of this invention is unnecessary. 従来の第1の変調回路方式を示す回路ブロック図。The circuit block diagram which shows the conventional 1st modulation circuit system. 従来の第2の変調回路方式を示す回路ブロック図。The circuit block diagram which shows the 2nd conventional modulation circuit system.

符号の説明Explanation of symbols

10 PLL
11 ループフィルタ
12 電圧制御発振器(第1電圧制御発振器)
13 ローパスフィルタ
14 基準発振器
15 マイコン
16 A/D−D/Aコンバータ
17 加算回路
18 周波数粗調整回路
20 第2電圧制御発振器
21 スイッチ
22 カップリングキャパシタ
23 変調回路(第1変調回路)
24 第2変調回路
VCO 電圧制御発振器
LPF ローパスフィルタ
VC−TXCO 基準発振器
10 PLL
11 Loop filter
12 Voltage controlled oscillator (first voltage controlled oscillator)
13 Low-pass filter
14 Reference oscillator
15 Microcomputer
16 A / D-D / A converter
17 Adder circuit
18 Frequency coarse adjustment circuit
20 Second voltage controlled oscillator
21 switch
22 Coupling capacitor
23 Modulation circuit (first modulation circuit)
24 Second modulation circuit
VCO Voltage controlled oscillator
LPF Low pass filter
VC-TXCO reference oscillator

Claims (3)

電圧制御発振器を具備するPLLループと、変調信号とPLLループ外調整電圧とを加算する加算手段と、前記加算手段の出力を前記電圧制御発振器へ供給する周波数粗調整手段とを有し、
前記加算手段において加算されて出力された、前記変調信号と前記PLLループ外調整電圧との加算信号を、前記周波数粗調整手段を介して前記電圧制御発振器へ供給し、前記PLLループにおける前記電圧制御発振器の発振周波数信号に前記加算信号を重畳して変調信号を生成することを特徴とする変調回路方式。
A PLL loop comprising a voltage controlled oscillator, an adding means for adding a modulation signal and an adjustment voltage outside the PLL loop, and a frequency coarse adjusting means for supplying the output of the adding means to the voltage controlled oscillator,
The addition signal of the modulation signal and the adjustment voltage outside the PLL loop, which is added and output by the addition means, is supplied to the voltage controlled oscillator via the frequency coarse adjustment means, and the voltage control in the PLL loop A modulation circuit system, wherein a modulation signal is generated by superimposing the addition signal on an oscillation frequency signal of an oscillator.
前記加算手段に換わり、前記PLLループ外調整電圧に、カップリングキャパシタを介して前記変調信号を重畳し、前記周波数粗調整手段に入力することを特徴とする請求項1に記載の変調回路方式。   2. The modulation circuit system according to claim 1, wherein the modulation circuit is superposed on the adjustment voltage outside the PLL loop via a coupling capacitor in place of the addition means and is input to the coarse frequency adjustment means. 変調回路のない受信用電圧制御発振器であって、発振周波数信号に、変調信号とPLLループ外調整電圧との加算信号、又は、前記カップリングキャパシタを介して前記変調信号を重畳した前記PLLループ外調整電圧を前記発振周波数信号に重畳して、変調信号を生成することを特徴とすることを特徴とする電圧制御発振器。   A voltage-controlled oscillator for reception without a modulation circuit, wherein the oscillation frequency signal is an addition signal of a modulation signal and an adjustment voltage outside a PLL loop, or the modulation signal is superimposed outside the PLL loop via the coupling capacitor A voltage-controlled oscillator, wherein a modulation signal is generated by superimposing an adjustment voltage on the oscillation frequency signal.
JP2006181908A 2006-06-30 2006-06-30 Modulation circuit Active JP4919011B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006181908A JP4919011B2 (en) 2006-06-30 2006-06-30 Modulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006181908A JP4919011B2 (en) 2006-06-30 2006-06-30 Modulation circuit

Publications (2)

Publication Number Publication Date
JP2008011383A true JP2008011383A (en) 2008-01-17
JP4919011B2 JP4919011B2 (en) 2012-04-18

Family

ID=39069147

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006181908A Active JP4919011B2 (en) 2006-06-30 2006-06-30 Modulation circuit

Country Status (1)

Country Link
JP (1) JP4919011B2 (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02192318A (en) * 1989-01-20 1990-07-30 Nec Corp Frequency synthesizer
JPH04358415A (en) * 1991-06-05 1992-12-11 Matsushita Electric Ind Co Ltd Synthesized signal generator
JPH05300013A (en) * 1992-04-17 1993-11-12 Fujitsu Ltd Vco circuit
JPH0969729A (en) * 1995-08-31 1997-03-11 Nippon Hoso Kyokai <Nhk> Fm modulator with pll circuit
JPH1168564A (en) * 1997-08-08 1999-03-09 Kenwood Corp Pll oscillator
JP2002353740A (en) * 2001-05-28 2002-12-06 Hitachi Ltd Semiconductor integrated circuit for modulation and inspection method for oscillation circuit
JP2006042071A (en) * 2004-07-28 2006-02-09 Matsushita Electric Ind Co Ltd Pll circuit

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02192318A (en) * 1989-01-20 1990-07-30 Nec Corp Frequency synthesizer
JPH04358415A (en) * 1991-06-05 1992-12-11 Matsushita Electric Ind Co Ltd Synthesized signal generator
JPH05300013A (en) * 1992-04-17 1993-11-12 Fujitsu Ltd Vco circuit
JPH0969729A (en) * 1995-08-31 1997-03-11 Nippon Hoso Kyokai <Nhk> Fm modulator with pll circuit
JPH1168564A (en) * 1997-08-08 1999-03-09 Kenwood Corp Pll oscillator
JP2002353740A (en) * 2001-05-28 2002-12-06 Hitachi Ltd Semiconductor integrated circuit for modulation and inspection method for oscillation circuit
JP2006042071A (en) * 2004-07-28 2006-02-09 Matsushita Electric Ind Co Ltd Pll circuit

Also Published As

Publication number Publication date
JP4919011B2 (en) 2012-04-18

Similar Documents

Publication Publication Date Title
US7224237B2 (en) Modulator and correction method thereof
JP2011035558A (en) Spread spectrum clock generator, circuit device, image reading device, image forming device and spread spectrum clock generating method
KR101436979B1 (en) Apparatus and method for fast phase locked loop(pll) settling for cellular time-division duplex(tdd) communications systems
JP2007208367A (en) Synchronizing signal generating apparatus, transmitter, and control method
WO2011016163A1 (en) Radio communication apparatus
JP4033154B2 (en) Fractional N frequency synthesizer device
JP6774594B2 (en) Oscillator circuit, wireless communication device, and sensitivity suppression reduction method
JP4919011B2 (en) Modulation circuit
US7349672B2 (en) Digital signal transceiver
JP2009016973A (en) Synthesizer
US20060114071A1 (en) Phase locked loop
JP2008236641A (en) Transmitter
JP2010258684A (en) Radio frequency integrated circuit
US20020024393A1 (en) Electronic circuit for and a method of controlling the output frequency of a frequency synthesizer
WO2011089675A1 (en) Angle modulator, transmission device, and wireless communication device
JP4002073B2 (en) FM modulator and frequency control method for FM modulator
JP4815572B2 (en) Compensated high-speed PLL circuit
JP2010045504A (en) Pll frequency synthesizer circuit and control method thereof
JPH06291645A (en) Frequency synthesizer
JP2006319927A (en) Afc circuit
KR101007894B1 (en) Direct frequency conversion and phase-locked loop based frequency converter
JP2002208870A (en) Multimode radio communication equipment
KR100987072B1 (en) Apparatus and method for improving phase noise of phase locked loop
JPH1117537A (en) Pll frequency synthesizer
JP2000013256A (en) Transmission circuit

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090511

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100427

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110120

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110201

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110404

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110712

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20111011

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111012

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20111111

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120105

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120118

R150 Certificate of patent or registration of utility model

Ref document number: 4919011

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150210

Year of fee payment: 3