JP2007298546A - Levenson type phase shift mask - Google Patents

Levenson type phase shift mask Download PDF

Info

Publication number
JP2007298546A
JP2007298546A JP2006123965A JP2006123965A JP2007298546A JP 2007298546 A JP2007298546 A JP 2007298546A JP 2006123965 A JP2006123965 A JP 2006123965A JP 2006123965 A JP2006123965 A JP 2006123965A JP 2007298546 A JP2007298546 A JP 2007298546A
Authority
JP
Japan
Prior art keywords
side wall
phase shift
shift mask
levenson
type phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006123965A
Other languages
Japanese (ja)
Other versions
JP4816225B2 (en
Inventor
Yosuke Kojima
洋介 小嶋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toppan Inc
Original Assignee
Toppan Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toppan Printing Co Ltd filed Critical Toppan Printing Co Ltd
Priority to JP2006123965A priority Critical patent/JP4816225B2/en
Publication of JP2007298546A publication Critical patent/JP2007298546A/en
Application granted granted Critical
Publication of JP4816225B2 publication Critical patent/JP4816225B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a phase shift mask in which variance in gradients of π-0 difference curves by pitches is reduced and performances are improved in all focuses and all pitches. <P>SOLUTION: A Levenson type phase shift mask for controlling phases of transmitted light by forming an engraved portion in a substrate transparent to exposure light has a space bias portion S in a side wall of the substrate engraved portion 4, the side wall inclined at a predetermined side wall angle α with respect to the bottom to reduce a phase difference in light transmitting the entire engrave portion. The side wall angle is established by transfer simulation. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

本発明は、レベンソン型位相シフトマスクに係り、特に、デフォーカス時にもπ−0差曲線の傾きのピッチによるばらつきの少ないレベンソン型位相シフトマスクに関する。   The present invention relates to a Levenson-type phase shift mask, and more particularly, to a Levenson-type phase shift mask with little variation due to the pitch of the slope of a π-0 difference curve even during defocusing.

近年、半導体素子の微細化に伴い、投影露光装置にも高い解像性が求められている。そこで、フォトマスクの分野においては、転写パターンの解像性を向上させる手法として、1982年にIBM社のレベンソン(Levenson)らにより位相シフト法が提案されている。位相シフト法の原理は、隣接する開口部を通過した透過光の位相が反転するように開口部の一方に位相シフト部を設けることによって、透過光が干渉し合う際に境界部での光強度を弱め、その結果として転写パターンの解像性及び焦点深度を向上させるものである。   In recent years, with the miniaturization of semiconductor elements, high resolution is also required for projection exposure apparatuses. Therefore, in the field of photomasks, a phase shift method was proposed in 1982 by Levenson et al. Of IBM Corporation as a method for improving the resolution of a transfer pattern. The principle of the phase shift method is to provide a light intensity at the boundary when the transmitted light interferes with each other by providing a phase shift part on one of the openings so that the phase of the transmitted light passing through the adjacent openings is reversed. As a result, the resolution and depth of focus of the transfer pattern are improved.

このような位相シフト法により解像性を向上させたフォトマスクは、一般にレベンソン型位相シフトマスクと呼ばれる。開口部の一方に位相シフト部を設ける方法としては、現在、石英基板をエッチング等により掘り込んでシフター部を設ける掘り込み型が主流である(例えば、特許文献1参照)。   A photomask whose resolution is improved by such a phase shift method is generally called a Levenson type phase shift mask. As a method of providing a phase shift part in one of the openings, a digging type in which a quartz substrate is dug by etching or the like to provide a shifter part is currently the mainstream (see, for example, Patent Document 1).

図7は、掘り込み型のレベンソン型位相シフトマスクの構造を説明する断面図である。図7において、石英基板11の表面にはCrからなる遮光膜12が形成されており、この遮光膜12には、第1の開口部13及び第2の開口部14が設けられている。石英基板11は、遮光膜12の第2の開口部14を通して掘り込まれており、位相差180度のシフター部(π部)が構成される。第1の開口部13は、位相差0度の非シフター部(0部)を構成する。なお、これらシフター部(π部)及び非シフター部(0部)は交互に形成され、これらを通過する透過光の位相は、交互に反転する。   FIG. 7 is a cross-sectional view illustrating the structure of a digging-type Levenson-type phase shift mask. In FIG. 7, a light shielding film 12 made of Cr is formed on the surface of the quartz substrate 11, and the light shielding film 12 is provided with a first opening 13 and a second opening 14. The quartz substrate 11 is dug through the second opening 14 of the light shielding film 12, and a shifter portion (π portion) having a phase difference of 180 degrees is formed. The first opening 13 constitutes a non-shifter part (0 part) having a phase difference of 0 degree. These shifter portions (π portion) and non-shifter portions (0 portion) are alternately formed, and the phase of transmitted light passing through them is alternately inverted.

図7に示す掘り込み型のレベンソン型位相シフトマスクでは、掘り込まれたπ位相部の側壁における透過光の散乱が原因で、シフター部と非シフター部の露光強度にアンバランス(π-0差)が生じてしまうという問題がある。図8は、位置による露光強度の変化を示す特性図であり、π-0差 (πスペースサイズ−0スペースサイズ)が生じることを示している。   In the digging type Levenson phase shift mask shown in FIG. 7, the exposure intensity of the shifter part and the non-shifter part is unbalanced (π-0 difference) due to scattering of transmitted light on the side wall of the digged π phase part. ) Will occur. FIG. 8 is a characteristic diagram showing a change in exposure intensity depending on the position, and shows that a π-0 difference (π space size−0 space size) occurs.

このπ-0差を防止するために、図7に示すように、π位相部にスペースバイアスSが設けられている。なお、ピッチpは、第1の開口部13の開口端面と隣接する第2の開口部14の開口端面(スペースバイアスSを設けない場合の)までの距離である。   In order to prevent this π-0 difference, a space bias S is provided in the π phase portion as shown in FIG. Note that the pitch p is a distance to the opening end face of the second opening 14 adjacent to the opening end face of the first opening 13 (when the space bias S is not provided).

ジャストフォーカス時のπ―0差は、このようにスペースバイアスSを設けることにより補正できるが、レジスト膜厚の不均一やその下地の凹凸によって生ずるデフォーカス時は、ピッチごとにπ−0差曲線の傾きが相違するため、スペースバイアスを設けることによっては補正できない。図9は、スペースバイアス量80nmの場合のデフォーカス量とπ-0差との関係を示すπ-0差曲線の傾きが、ピッチにより変化していることを示している。   The π-0 difference at the time of just focus can be corrected by providing the space bias S as described above. However, at the time of defocus caused by unevenness of the resist film thickness or unevenness of the underlying layer, a π-0 difference curve for each pitch. Because of the difference in inclination, correction cannot be made by providing a space bias. FIG. 9 shows that the slope of the π-0 difference curve indicating the relationship between the defocus amount and the π-0 difference when the space bias amount is 80 nm changes with the pitch.

π−0差曲線の傾きは、図10に示すように、位相差(石英基板の掘り込み量)を変えることにより制御できるので、図11に示すように、位相差を変えることにより、全ピッチを通してπ−0差曲線の傾きを小さくすることが考えられる。   Since the slope of the π-0 difference curve can be controlled by changing the phase difference (quartz substrate digging amount) as shown in FIG. 10, the entire pitch can be changed by changing the phase difference as shown in FIG. It is conceivable to reduce the slope of the π-0 difference curve through

しかし、π−0差曲線の傾きのピッチごとのばらつき自体は無くならない。ピッチごとに石英基板の掘り込み量を変える、即ち、狭いピッチの位相差をより小さくすることができれば、この問題を解決できるが、1つのマスクを用いて一括でエッチングして石英基板を掘り込む現状のプロセスでは、そのようなことは困難である。
特開平11−30849号公報
However, the variation of the slope of the π-0 difference curve for each pitch is not lost. This problem can be solved if the amount of digging of the quartz substrate is changed for each pitch, that is, the phase difference of a narrow pitch can be made smaller, but the quartz substrate is dug by etching all at once using one mask. This is difficult with current processes.
JP 11-30849 A

本発明は、以上のような事情の下になされ、π−0差曲線の傾きのピッチごとのばらつきを低減し、デフォーカス時にも全ピッチでのパフォーマンスを向上させたレベンソン型位相シフトマスクを提供することを目的とする。   The present invention has been made under the circumstances as described above, and provides a Levenson-type phase shift mask that reduces variations in the pitch of the π-0 difference curve for each pitch and improves performance at all pitches even during defocusing. The purpose is to do.

上記課題を解決するため、本発明は、露光光に対して透明な基板に掘り込み部を設け、透過する光の位相を制御したレベンソン型位相シフトマスクにおいて、前記基板掘り込み部の側壁を、底面に対し所定の側壁角で傾斜させ、前記側壁角が、転写シミュレーションにより設定されたことを特徴とするレベンソン型位相シフトマスクを提供する。   In order to solve the above problems, the present invention provides a digging portion in a substrate transparent to exposure light, and in a Levenson type phase shift mask in which the phase of transmitted light is controlled, the side wall of the substrate digging portion is A Levenson-type phase shift mask is provided, which is inclined at a predetermined side wall angle with respect to a bottom surface, and the side wall angle is set by a transfer simulation.

上記レベンソン型位相シフトマスクにおいて、基板掘り込み部の側壁は、順テーパ形状とすることができる。また、側壁角に対応して基板掘り込み部にスペースバイアスを設けることが望ましい。   In the Levenson-type phase shift mask, the side wall of the substrate digging portion can have a forward tapered shape. Further, it is desirable to provide a space bias in the substrate digging portion corresponding to the side wall angle.

また、側壁角の側壁を有する基板掘り込み部は、ドライエッチングのICPパワー、RIEパワー、真空度、及びガス流量からなる群から選ばれた少なくとも1種を調整することにより設定されたエッチング条件でドライエッチングすることにより形成することができる。    In addition, the substrate digging portion having the side wall corner has an etching condition set by adjusting at least one selected from the group consisting of ICP power, RIE power, vacuum degree, and gas flow rate of dry etching. It can be formed by dry etching.

本発明によると、基板掘り込み部の側壁を、底面に対し所定の側壁角で傾斜させているので、基板の掘り込み量を変えること無く、ピッチごとに透過光の位相差を変えることができ、その結果、π−0差曲線の傾きのピッチごとのばらつきを低減することができる。また、転写シミュレーションを用いているので、最適な側壁角を容易に設定することができる。   According to the present invention, since the side wall of the substrate digging portion is inclined at a predetermined side wall angle with respect to the bottom surface, the phase difference of transmitted light can be changed for each pitch without changing the digging amount of the substrate. As a result, it is possible to reduce the variation of the slope of the π-0 difference curve for each pitch. Further, since the transfer simulation is used, the optimum side wall angle can be easily set.

以下に、本発明を実施するための最良の形態について、図面を参照して詳細に説明する。   The best mode for carrying out the present invention will be described below in detail with reference to the drawings.

図1は、本発明の一実施形態に係るレベンソンマスクの断面図を示す。図1において、石英基板1の表面にはCrからなる遮光膜2が形成されており、この遮光膜2には、第1の開口部3及び第2の開口部4が設けられている。石英基板1は、遮光膜2の第2の開口部4を通して掘り込まれており、位相差180度のシフター部(π部)が構成される。第1の開口部3は、位相差0度の非シフター部(0部)を構成する。なお、これらシフター部(π部)及び非シフター部(0部)は交互に形成され、これらを通過する透過光の位相は、交互に反転する。   FIG. 1 shows a cross-sectional view of a Levenson mask according to an embodiment of the present invention. In FIG. 1, a light shielding film 2 made of Cr is formed on the surface of a quartz substrate 1, and the light shielding film 2 is provided with a first opening 3 and a second opening 4. The quartz substrate 1 is dug through the second opening 4 of the light shielding film 2 to form a shifter portion (π portion) having a phase difference of 180 degrees. The first opening 3 constitutes a non-shifter part (0 part) having a phase difference of 0 degree. These shifter portions (π portion) and non-shifter portions (0 portion) are alternately formed, and the phase of transmitted light passing through them is alternately inverted.

また、シフター部(π部)には、シフター部(π部)と非シフター部(0部)の露光強度にアンバランス(π−0差)が生じるのを防止するため、スペースバイアスSが設けられている。   In addition, a space bias S is provided in the shifter part (π part) to prevent an unbalance (π-0 difference) between the exposure intensities of the shifter part (π part) and the non-shifter part (0 part). It has been.

図1に示すように、第2の開口部4を通して掘り込まれたシフター部(π部)の側壁は、所定の側壁角αで順テーパ状に傾斜している。 As shown in FIG. 1, the side wall of the shifter portion (π portion) dug through the second opening 4 is inclined in a forward taper shape at a predetermined side wall angle α.

このように、シフター部(π部)の側壁が順テーパ状に傾斜していることにより、側壁が開口部の端部から掘り込み部の中央に向って張り出すため、開口部を透過する光の全体の位相差は、垂直な側壁の場合よりも小さくなる。特に、狭いピッチでは、開口部のサイズが小さくなるため、開口部全体に対する側壁部分の寄与が大きくなり、位相差はより小さくなる。つまり、掘り込み量を変えること無く、ピッチごとに透過光の位相差を変えることができる。その結果、π−0差曲線の傾きのピッチごとのばらつきを低減することができる。   In this way, the side wall of the shifter part (π part) is inclined in a forward tapered shape, so that the side wall projects from the end of the opening part toward the center of the digging part. The overall phase difference is smaller than in the case of vertical sidewalls. In particular, at a narrow pitch, the size of the opening is reduced, so that the contribution of the side wall portion to the entire opening is increased, and the phase difference is further reduced. That is, the phase difference of transmitted light can be changed for each pitch without changing the digging amount. As a result, it is possible to reduce the variation of the slope of the π-0 difference curve for each pitch.

図2は、このことを示す特性図である。即ち、側壁角を82度、位相差を180度、スペ−スバイアス量を102nmとした場合、デフォーカスであってもπ−0差は、ピッチ160〜350nmにおいてばらつきのないことがわかる。   FIG. 2 is a characteristic diagram showing this. That is, when the side wall angle is 82 degrees, the phase difference is 180 degrees, and the space bias amount is 102 nm, it can be seen that the π-0 difference does not vary at a pitch of 160 to 350 nm even in the case of defocusing.

ただし、側壁が張り出すと、π部の露光強度が低下するため、垂直な側壁のものに比べて大きいスペースバイアスを設ける必要がある。また、最適側壁角と最適スペースバイアス量は、露光条件やフォトマスクのターゲットパターンにより変化する。   However, if the side wall protrudes, the exposure intensity at the π portion decreases, so it is necessary to provide a larger space bias than that of the vertical side wall. Further, the optimum side wall angle and the optimum space bias amount vary depending on the exposure conditions and the target pattern of the photomask.

本発明では、転写シミュレーションを用いることにより、最適な側壁角とスペースバイアス量を求めている。   In the present invention, the optimum sidewall angle and space bias amount are obtained by using transfer simulation.

転写シミュレーションにより最適な側壁角とスペースバイアス量を求める手順は、次の通りである。   The procedure for obtaining the optimum sidewall angle and space bias amount by transfer simulation is as follows.

まず、ウェハ上への転写シミュレーションを用いて、側壁角ごとにスペースバイアス量を変化させ、ジャストフォーカスでのπ−0差を求める。これを各ピッチごとに行い、ジャストフォーカスでのπ−0差のピッチ平均を求める。その結果を図3に示す。即ち、図3では、ジャストフォーカスでのπ−0差のピッチ平均は、右上から左下に順に15−20nm、10〜15nm、5〜10nm、0〜5nm、−5〜0nm、−10〜−5nm、−15〜―10nm、−20〜−15nmの各領域である。     First, by using a transfer simulation onto a wafer, the space bias amount is changed for each side wall angle, and a π-0 difference at just focus is obtained. This is performed for each pitch, and a pitch average of π-0 differences at just focus is obtained. The result is shown in FIG. That is, in FIG. 3, the pitch average of the π-0 difference in the just focus is 15-20 nm, 10-15 nm, 5-10 nm, 0-5 nm, −5-0 nm, −10-5 nm in order from the upper right to the lower left. , -15 to -10 nm, and -20 to -15 nm.

これらの領域のうち、π−0差のピッチ平均が0になる領域が、図4に示すように、それぞれの側壁角における最適スペースバイアス量である。   Among these regions, the region where the pitch average of the π-0 difference is 0 is the optimum space bias amount at each sidewall angle, as shown in FIG.

次に、転写シミュレーションを用いて、ある側壁角とその側壁角での最適スペースバイアス量を有する構造のフェーズエラーを導く。フェーズエラーは、下記の式により表わされ、これはπ−0差曲線の傾きに相当する。   Next, a phase error of a structure having a certain sidewall angle and an optimum amount of space bias at the sidewall angle is derived using a transfer simulation. The phase error is represented by the following equation, which corresponds to the slope of the π-0 difference curve.

δφ=2sinc(R/2)Re(A/A
式中、sinc(X)=sin(πX)/πX、R:スペース/ピッチ、A:TE0次回折、A:TE一次回折
各ピッチにおけるフェーズエラーを求めた結果を図5に示す。フェーズエラーのピッチ平均が最も小さくなる側壁角が、最適側壁角であり、図5から、最適側壁角は82度であることがわかる。
δφ = 2 sinc (R / 2) Re (A 0 / A 1 )
In the formula, sinc (X) = sin (πX) / πX, R: space / pitch, A 0 : TE0th order diffraction, A 1 : TE first order diffraction The results of obtaining the phase error at each pitch are shown in FIG. The side wall angle at which the phase error pitch average becomes the smallest is the optimum side wall angle, and it can be seen from FIG. 5 that the optimum side wall angle is 82 degrees.

なお、以上のようにフェーズエラーを求めるのではなく、下記式によりπ−0曲線の傾きを求めることによっても、最適側壁角を得ることができる。   Note that the optimum side wall angle can be obtained not by obtaining the phase error as described above but also by obtaining the slope of the π-0 curve by the following equation.

π−0曲線の傾き=[(π−0)(デフォーカス=100nm)−(π−0)(デフォーカス=−100nm)]/200
以上のように求めた最適側壁角の側壁を有する掘り込みを形成するには、ドライエッチング装置のICPパワー、RIEパワー、真空度、ガス流量等のドライエッチング条件を適宜調整すればよい。このようなドライエッチング条件は、実験により容易に求めることができる。
Inclination of π-0 curve = [(π-0) (defocus = 100 nm) − (π-0) (defocus = −100 nm)] / 200
In order to form the digging having the side wall of the optimum side wall angle obtained as described above, dry etching conditions such as ICP power, RIE power, degree of vacuum, and gas flow rate of the dry etching apparatus may be appropriately adjusted. Such dry etching conditions can be easily obtained by experiments.

以下、本発明の一実施形態に係るレベンソン型位相シフトマスクの製造工程について、図6を参照して説明する。   Hereinafter, a manufacturing process of a Levenson type phase shift mask according to an embodiment of the present invention will be described with reference to FIG.

図6(a)〜(g)は、図1に示すレベンソン型位相シフトマスクを製造するプロセスを工程順に示す断面図である。
まず、石英基板21上に、膜厚70nmのCr膜22を、Crをターゲットとして用いたスパッタリングにより成膜して、マスクブランクを作製した。スパッタリング条件は、次の通りである。
6A to 6G are cross-sectional views showing a process of manufacturing the Levenson-type phase shift mask shown in FIG. 1 in the order of steps.
First, a Cr film 22 having a thickness of 70 nm was formed on the quartz substrate 21 by sputtering using Cr as a target, thereby producing a mask blank. The sputtering conditions are as follows.

スパッタリングガス:流量30sccmのAr
圧力:0.25Pa
放電電力:300W
次に、作製されたマスクブランクに、図6(a)に示すように、膜厚200nmのポジ型レジスト23を塗布し、次いで、描画・現像し、図6(b)に示すように、第1のレジストパターン24を形成した。この時、レベンソンマスクのπ部に対応する部分には、上で説明した方法により求めた、102nmのスペースバイアスを設けた。
Sputtering gas: Ar with a flow rate of 30 sccm
Pressure: 0.25Pa
Discharge power: 300W
Next, as shown in FIG. 6A, a positive resist 23 having a film thickness of 200 nm is applied to the manufactured mask blank, and then drawn and developed. As shown in FIG. 1 resist pattern 24 was formed. At this time, a space bias of 102 nm obtained by the method described above was provided in a portion corresponding to the π portion of the Levenson mask.

次いで、図6(c)に示すように、塩素系ガスとしてClとOの混合ガスを用いて、第1のレジストパターン24をマスクとしてCr膜22をドライエッチングした。 Next, as shown in FIG. 6C, the Cr film 22 was dry-etched using the first resist pattern 24 as a mask, using a mixed gas of Cl 2 and O 2 as a chlorine-based gas.

続いて、図6(d)に示すように、第1のレジストパターン24を剥離した。   Subsequently, as shown in FIG. 6D, the first resist pattern 24 was peeled off.

次に、膜厚400nmのポジ型レジストを塗布し、描画・現像し、図6(e)に示すように、第2のレジストパターン25を形成した。この時、描画するのはπ部のみである。   Next, a 400-nm-thick positive resist was applied, drawn and developed, and a second resist pattern 25 was formed as shown in FIG. At this time, only the π portion is drawn.

その後、図6(f)に示すように、フッ素系ガスとしてCFとOの混合ガスを用いて、第2のレジストパターン25をマスクとしてπ部の石英基板21をドライエッチングした。 Thereafter, as shown in FIG. 6F, the quartz substrate 21 in the π portion was dry-etched using the mixed gas of CF 4 and O 2 as the fluorine-based gas and using the second resist pattern 25 as a mask.

この時のエッチングは、0部とπ部の透過光の位相差が反転する深さになるように行った。また、ドライエッチング装置のICPパワー、RIEパワー、真空度、ガス流量を適宜調整して、最適側壁角82度となるように行った。   The etching at this time was performed such that the phase difference between the transmitted light of the 0 part and the π part is reversed. Further, the optimum side wall angle was set to 82 degrees by appropriately adjusting the ICP power, RIE power, vacuum degree, and gas flow rate of the dry etching apparatus.

そして、図6(g)に示すように、第2のレジストパターン25を剥離して、レベンソン型位相シフトマスクが完成した。   Then, as shown in FIG. 6G, the second resist pattern 25 was peeled off to complete a Levenson type phase shift mask.

本発明は、LSIなどの半導体素子の製造に用いる露光マスクとして広範に適用することが出来る。   The present invention can be widely applied as an exposure mask used for manufacturing semiconductor elements such as LSI.

本発明の一実施形態に係るレベンソン型位相シフトマスクを示す断面図。Sectional drawing which shows the Levenson type | mold phase shift mask which concerns on one Embodiment of this invention. デフォーカス量に対するπ−0差を示す特性図。The characteristic view which shows the pi-0 difference with respect to a defocus amount. 側壁角ごとにスペースバイアス量を変化させ、ジャストフォーカスでのπ−0差を求めた特性図。The characteristic view which changed the space bias amount for every side wall angle, and calculated | required (pi) -0 difference in just focus. 側壁角に対する最適スペースバイアス量を示す特性図。The characteristic view which shows the optimal space bias amount with respect to a side wall angle. 各ピッチにおけるフェーズエラーを示す特性図。The characteristic view which shows the phase error in each pitch. 本発明の一実施形態に係るレベンソン型位相シフトマスクの製造工程を示す断面図。Sectional drawing which shows the manufacturing process of the Levenson type | mold phase shift mask which concerns on one Embodiment of this invention. 従来の掘り込み型のレベンソン型位相シフトマスクの構造を示す断面図。Sectional drawing which shows the structure of the conventional digging type | mold Levenson type | mold phase shift mask. 図7に示すレベンソン型位相シフトマスクの露光強度を示す特性図。The characteristic view which shows the exposure intensity | strength of the Levenson type | mold phase shift mask shown in FIG. ピッチごとのデフォーカス量とπ-0差との関係を示す特性図。The characteristic view which shows the relationship between the defocus amount for every pitch, and (pi) -0 difference. 位相差によるπ−0差曲線の傾きの変化を示す特性図。The characteristic view which shows the change of the inclination of the (pi) -0 difference curve by a phase difference. 位相差を変えた場合の、ピッチごとのデフォーカス量とπ-0差との関係を示す特性図。The characteristic view which shows the relationship between the defocus amount for every pitch, and (pi) -0 difference at the time of changing a phase difference.

符号の説明Explanation of symbols

1,11,21…透明基板、2,12,22…Cr膜、3,13…第1の開口部、4,14…第2の開口部、23…レジスト膜、24…第1のレジストパターン、25…第2のレジストパターン。   DESCRIPTION OF SYMBOLS 1, 11, 21 ... Transparent substrate, 2, 12, 22 ... Cr film, 3, 13 ... First opening, 4, 14 ... Second opening, 23 ... Resist film, 24 ... First resist pattern 25 Second resist pattern.

Claims (4)

露光光に対して透明な基板に掘り込み部を設け、透過する光の位相を制御したレベンソン型位相シフトマスクにおいて、前記基板掘り込み部の側壁を、底面に対し所定の側壁角で傾斜させ、前記側壁角が、転写シミュレーションにより設定されたことを特徴とするレベンソン型位相シフトマスク。   In a Levenson-type phase shift mask in which a digging portion is provided in a substrate transparent to exposure light and the phase of transmitted light is controlled, the side wall of the substrate digging portion is inclined at a predetermined side wall angle with respect to the bottom surface, The Levenson type phase shift mask, wherein the side wall angle is set by transfer simulation. 前記基板掘り込み部の側壁は、順テーパ形状であることを特徴とする請求項1に記載のレベンソン型位相シフトマスク。   The Levenson-type phase shift mask according to claim 1, wherein a side wall of the substrate digging portion has a forward taper shape. 前記側壁角に対応して前記基板掘り込み部にスペースバイアスを設けたことを特徴とする請求項1又は2に記載のレベンソン型位相シフトマスク。   The Levenson type phase shift mask according to claim 1, wherein a space bias is provided in the substrate digging portion corresponding to the side wall angle. 前記側壁角の側壁を有する基板掘り込み部は、ドライエッチングのICPパワー、RIEパワー、真空度、及びガス流量からなる群から選ばれた少なくとも1種を調整することにより設定されたエッチング条件でドライエッチングすることにより形成されたことを特徴とする請求項1〜3のいずれかに記載のレベンソン型位相シフトマスク。    The substrate digging portion having a sidewall having the sidewall angle is formed under the etching conditions set by adjusting at least one selected from the group consisting of ICP power, RIE power, vacuum degree, and gas flow rate of dry etching. The Levenson type phase shift mask according to claim 1, wherein the Levenson type phase shift mask is formed by etching.
JP2006123965A 2006-04-27 2006-04-27 Levenson type phase shift mask Active JP4816225B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006123965A JP4816225B2 (en) 2006-04-27 2006-04-27 Levenson type phase shift mask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006123965A JP4816225B2 (en) 2006-04-27 2006-04-27 Levenson type phase shift mask

Publications (2)

Publication Number Publication Date
JP2007298546A true JP2007298546A (en) 2007-11-15
JP4816225B2 JP4816225B2 (en) 2011-11-16

Family

ID=38768116

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006123965A Active JP4816225B2 (en) 2006-04-27 2006-04-27 Levenson type phase shift mask

Country Status (1)

Country Link
JP (1) JP4816225B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8124303B2 (en) 2008-12-19 2012-02-28 Elpida Memory, Inc. Phase shift mask and method for manufacturing the same, and method for manufacturing integrated circuit
KR20160132979A (en) * 2014-03-18 2016-11-21 호야 가부시키가이샤 Resist-layer-equipped blank provided with development-acceleration layer

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05313344A (en) * 1992-05-13 1993-11-26 Toshiba Corp Mask for exposure, production of mask for exposure and exposing method using the mask
JPH09197651A (en) * 1996-01-23 1997-07-31 Toshiba Corp Exposure mask
JPH09244210A (en) * 1996-03-08 1997-09-19 Toshiba Corp Mask for exposure and its production
JPH1130849A (en) * 1998-05-25 1999-02-02 Hitachi Ltd Production of photomask
JP2001142194A (en) * 1999-11-15 2001-05-25 Sharp Corp Method for manufacturing phase shift mask
JP2002244270A (en) * 2001-02-15 2002-08-30 Dainippon Printing Co Ltd Manufacturing method for phase shift mask and phase shift mask
JP2002268197A (en) * 2001-03-08 2002-09-18 Dainippon Printing Co Ltd Manufacturing method for phase shift mask and phase shift mask
JP2003503756A (en) * 1999-06-25 2003-01-28 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Phase shift photomask for patterning high-density features
JP2003207879A (en) * 2002-01-17 2003-07-25 Sony Corp Method of inspecting phase shift mask, method of making phase shift mask and pattern exposure method by phase shift mask
JP2004158478A (en) * 2002-11-01 2004-06-03 Hitachi High-Technologies Corp Method and system for manufacturing semiconductor device
JP2004191621A (en) * 2002-12-11 2004-07-08 Dainippon Printing Co Ltd Method and apparatus for designing phase shift mask
WO2006064679A1 (en) * 2004-12-15 2006-06-22 Toppan Printing Co., Ltd. Phase shift mask, phase shift mask manufacturing method, and semiconductor element manufacturing method
JP2007163686A (en) * 2005-12-12 2007-06-28 Toshiba Corp Evaluation method for mask pattern and evaluation device

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05313344A (en) * 1992-05-13 1993-11-26 Toshiba Corp Mask for exposure, production of mask for exposure and exposing method using the mask
JPH09197651A (en) * 1996-01-23 1997-07-31 Toshiba Corp Exposure mask
JPH09244210A (en) * 1996-03-08 1997-09-19 Toshiba Corp Mask for exposure and its production
JPH1130849A (en) * 1998-05-25 1999-02-02 Hitachi Ltd Production of photomask
JP2003503756A (en) * 1999-06-25 2003-01-28 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Phase shift photomask for patterning high-density features
JP2001142194A (en) * 1999-11-15 2001-05-25 Sharp Corp Method for manufacturing phase shift mask
JP2002244270A (en) * 2001-02-15 2002-08-30 Dainippon Printing Co Ltd Manufacturing method for phase shift mask and phase shift mask
JP2002268197A (en) * 2001-03-08 2002-09-18 Dainippon Printing Co Ltd Manufacturing method for phase shift mask and phase shift mask
JP2003207879A (en) * 2002-01-17 2003-07-25 Sony Corp Method of inspecting phase shift mask, method of making phase shift mask and pattern exposure method by phase shift mask
JP2004158478A (en) * 2002-11-01 2004-06-03 Hitachi High-Technologies Corp Method and system for manufacturing semiconductor device
JP2004191621A (en) * 2002-12-11 2004-07-08 Dainippon Printing Co Ltd Method and apparatus for designing phase shift mask
WO2006064679A1 (en) * 2004-12-15 2006-06-22 Toppan Printing Co., Ltd. Phase shift mask, phase shift mask manufacturing method, and semiconductor element manufacturing method
JP2007163686A (en) * 2005-12-12 2007-06-28 Toshiba Corp Evaluation method for mask pattern and evaluation device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8124303B2 (en) 2008-12-19 2012-02-28 Elpida Memory, Inc. Phase shift mask and method for manufacturing the same, and method for manufacturing integrated circuit
KR20160132979A (en) * 2014-03-18 2016-11-21 호야 가부시키가이샤 Resist-layer-equipped blank provided with development-acceleration layer
KR102316973B1 (en) * 2014-03-18 2021-10-22 호야 가부시키가이샤 Resist layer-attached blank, method of manufacturing the same, mask blank and imprint mold blank, and transfer mask, imprint mold and method of manufacturing the same

Also Published As

Publication number Publication date
JP4816225B2 (en) 2011-11-16

Similar Documents

Publication Publication Date Title
US7314690B2 (en) Photomask producing method and photomask blank
US20090253054A1 (en) Phase shift mask blank and method of manufacturing phase shift mask
WO2002003138A2 (en) Transmission and phase balance for phase-shifting mask
US7632613B2 (en) Levenson type phase shift mask and manufacturing method thereof
JP5067313B2 (en) Method for manufacturing halftone phase shift mask and method for manufacturing semiconductor device
JP2003503756A (en) Phase shift photomask for patterning high-density features
JP2009069677A (en) Mask blank and method for manufacturing mask
JP4816225B2 (en) Levenson type phase shift mask
US8592105B2 (en) Photomasks and methods of fabricating the same
US20050202323A1 (en) Phase shift mask and method of manufacturing phase shift mask
US7754397B2 (en) Phase-shift mask, manufacturing method thereof and manufacturing method of semiconductor element
JP5085366B2 (en) Photomask defect correction method and photomask manufacturing method
US20040086787A1 (en) Alternating aperture phase shift photomask having plasma etched isotropic quartz features
JP2007279441A (en) Halftone phase shift mask and its manufacturing method
JP2003121988A (en) Method for modifying defective part of halftone phase shifting mask
KR20040007944A (en) Method for manufacturing chrome-less phase shift mask
JP2009170863A (en) Method of forming pattern of semiconductor device
JP4539061B2 (en) Phase shift mask manufacturing method, phase shift mask, and semiconductor device manufacturing method
US20070231712A1 (en) Alternating phase shift masking
JP2003241360A (en) Levenson type phase shift mask
JP3619484B2 (en) Method for manufacturing phase shift mask
JP2007059806A (en) Dry etching method and manufacturing method of photomask
JP2005345920A (en) Phase shift mask and its manufacturing method
JPH1010699A (en) Halftone type phase shift mask and its production
KR20070071116A (en) Correction method of opaque defect in phase shift mask

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090323

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110210

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110222

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110425

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110517

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110708

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110802

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110815

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140909

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4816225

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250