JP2007251947A5 - - Google Patents

Download PDF

Info

Publication number
JP2007251947A5
JP2007251947A5 JP2007064090A JP2007064090A JP2007251947A5 JP 2007251947 A5 JP2007251947 A5 JP 2007251947A5 JP 2007064090 A JP2007064090 A JP 2007064090A JP 2007064090 A JP2007064090 A JP 2007064090A JP 2007251947 A5 JP2007251947 A5 JP 2007251947A5
Authority
JP
Japan
Prior art keywords
wire serial
master device
serial bus
master
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007064090A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007251947A (ja
JP4966695B2 (ja
Filing date
Publication date
Priority claimed from US11/378,884 external-priority patent/US7634611B2/en
Application filed filed Critical
Publication of JP2007251947A publication Critical patent/JP2007251947A/ja
Publication of JP2007251947A5 publication Critical patent/JP2007251947A5/ja
Application granted granted Critical
Publication of JP4966695B2 publication Critical patent/JP4966695B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2007064090A 2006-03-17 2007-03-13 マルチマスタのチェーン接続された二線シリアルバス装置及びディジタル状態機械 Expired - Fee Related JP4966695B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/378,884 2006-03-17
US11/378,884 US7634611B2 (en) 2006-03-17 2006-03-17 Multi-master, chained two-wire serial bus

Publications (3)

Publication Number Publication Date
JP2007251947A JP2007251947A (ja) 2007-09-27
JP2007251947A5 true JP2007251947A5 (https=) 2010-04-22
JP4966695B2 JP4966695B2 (ja) 2012-07-04

Family

ID=38375141

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007064090A Expired - Fee Related JP4966695B2 (ja) 2006-03-17 2007-03-13 マルチマスタのチェーン接続された二線シリアルバス装置及びディジタル状態機械

Country Status (3)

Country Link
US (1) US7634611B2 (https=)
JP (1) JP4966695B2 (https=)
DE (1) DE102007012054B4 (https=)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4978421B2 (ja) * 2007-10-24 2012-07-18 セイコーエプソン株式会社 データ通信システム及び通信制御装置
US7752365B2 (en) * 2008-04-01 2010-07-06 Kyocera Corporation Bi-directional single conductor interrupt line for communication bus
JP5324908B2 (ja) * 2008-08-22 2013-10-23 パナソニック株式会社 カードホストｌｓｉを有するセット機器、およびカードホストｌｓｉ
US8860249B2 (en) * 2010-12-08 2014-10-14 Schlumberger Technology Corporation Power allocation to downhole tools in a bottom hole assembly
US8812760B1 (en) * 2011-12-22 2014-08-19 Cisco Technology, Inc. System and method for monitoring two-wire communication in a network environment
US9858235B2 (en) * 2012-11-15 2018-01-02 Advanced Micro Devices, Inc. Emulated legacy bus operation over a bit-serial bus
US9769051B2 (en) 2014-01-13 2017-09-19 Viavi Solutions Inc. Demarcation unit enclosure and method
JP6321393B2 (ja) * 2014-02-14 2018-05-09 山洋電気株式会社 マスタスレーブ相互間中継装置およびその中継方法
DE102014103524B4 (de) * 2014-03-14 2015-12-17 Osram Gmbh Schaltungsanordnung zum Betreiben zumindest eines Leuchtmittels
TWI569253B (zh) * 2016-01-12 2017-02-01 友達光電股份有限公司 驅動器及其操作方法
CN111984576B (zh) * 2019-05-24 2022-03-22 鸿富锦精密电子(天津)有限公司 数据通信系统以及方法
CN112202573B (zh) * 2020-09-30 2022-08-30 金华飞光科技有限公司 一种二线制的供电、组网通信系统

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW230808B (en) * 1993-06-04 1994-09-21 Philips Electronics Nv A two-line mixed analog/digital bus system and a station for use in such a system
JPH103447A (ja) * 1996-06-18 1998-01-06 Matsushita Electric Ind Co Ltd バスブリッジ装置
JP2000242612A (ja) * 1999-02-25 2000-09-08 Sega Enterp Ltd メモリ及びバスを共有化したシステム
US20040225814A1 (en) * 2001-05-29 2004-11-11 Ervin Joseph J. Method and apparatus for constructing wired-AND bus systems
US20040255195A1 (en) * 2003-06-12 2004-12-16 Larson Thane M. System and method for analysis of inter-integrated circuit router

Similar Documents

Publication Publication Date Title
JP2007251947A5 (https=)
JP2011512599A5 (https=)
TWI452469B (zh) 周邊元件互連高速（PCIe）大容量儲存裝置、包含該PCIe大容量儲存裝置之系統及用於操作該PCIe大容量儲存裝置之方法
JP2004021916A5 (https=)
CN105183680B (zh) 实现PCIe接口转CF卡接口的FPGA芯片及方法
WO2005013648A3 (en) Optoelectronic transceiver having dual access to onboard diagnostics
JP2019530028A5 (https=)
CN106126465B (zh) 一种数据传输方法及装置
CN103677216A (zh) 主机与外围装置之间的接口
TW200915087A (en) Bridge device with page-access based processor interface
CN101414291A (zh) 一种主从分布式系统和应用于该系统的并行通信方法
KR20150128668A (ko) 기입 데이터를 메모리로 전송하는 동시에 메모리로부터 데이터를 판독하는 시스템 및 방법
WO2008084531A1 (ja) メモリ管理装置
CN106445470A (zh) 芯片中的配置寄存器的初始化方法和初始化装置
CN113094303A (zh) 用于基于动态接近度的管芯上终结的技术
WO2011046677A3 (en) Dynamic protocol for communicating command and address information
CN104123246A (zh) 接口扩展装置及串行连接接口扩展器
CN105579952A (zh) 利用伪停顿的高速通道上的emi抑制
CN103226531A (zh) 一种双端口外设配置接口电路
US9146693B2 (en) Storage control device, storage system, and storage control method
CN105573947B (zh) 一种基于apb总线的sd/mmc卡控制方法
CN114641764B (zh) 总线系统及操作总线系统的方法
CN108139993B (zh) 内存装置、内存控制器、数据缓存装置及计算机系统
CN103294411A (zh) 具有大容量存储的低速载荷数据加载模块
CN101976230B (zh) 通用序列总线传输转译器及输入请求同步传输方法