JP2007242217A5 - - Google Patents

Download PDF

Info

Publication number
JP2007242217A5
JP2007242217A5 JP2007046016A JP2007046016A JP2007242217A5 JP 2007242217 A5 JP2007242217 A5 JP 2007242217A5 JP 2007046016 A JP2007046016 A JP 2007046016A JP 2007046016 A JP2007046016 A JP 2007046016A JP 2007242217 A5 JP2007242217 A5 JP 2007242217A5
Authority
JP
Japan
Prior art keywords
block
source
memory cell
source line
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007046016A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007242217A (ja
JP5000329B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2007046016A priority Critical patent/JP5000329B2/ja
Priority claimed from JP2007046016A external-priority patent/JP5000329B2/ja
Publication of JP2007242217A publication Critical patent/JP2007242217A/ja
Publication of JP2007242217A5 publication Critical patent/JP2007242217A5/ja
Application granted granted Critical
Publication of JP5000329B2 publication Critical patent/JP5000329B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2007046016A 2007-02-26 2007-02-26 不揮発性半導体記憶装置及びその制御方法 Expired - Fee Related JP5000329B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007046016A JP5000329B2 (ja) 2007-02-26 2007-02-26 不揮発性半導体記憶装置及びその制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007046016A JP5000329B2 (ja) 2007-02-26 2007-02-26 不揮発性半導体記憶装置及びその制御方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2006066627A Division JP3976774B1 (ja) 2006-03-10 2006-03-10 不揮発性半導体記憶装置およびその制御方法

Publications (3)

Publication Number Publication Date
JP2007242217A JP2007242217A (ja) 2007-09-20
JP2007242217A5 true JP2007242217A5 (https=) 2009-04-23
JP5000329B2 JP5000329B2 (ja) 2012-08-15

Family

ID=38587569

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007046016A Expired - Fee Related JP5000329B2 (ja) 2007-02-26 2007-02-26 不揮発性半導体記憶装置及びその制御方法

Country Status (1)

Country Link
JP (1) JP5000329B2 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9824738B2 (en) 2016-03-11 2017-11-21 Toshiba Memory Corporation Semiconductor storage device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10312694A (ja) * 1997-05-08 1998-11-24 Oki Electric Ind Co Ltd 半導体不揮発性メモリおよびそのための電源回路
US6069824A (en) * 1999-03-03 2000-05-30 Matsushita Electric Industrial Co., Ltd. Semiconductor memory device

Similar Documents

Publication Publication Date Title
JP2011170951A5 (https=)
JP2006059481A5 (https=)
JP2002246571A5 (https=)
WO2007143498A3 (en) Non-volatile memory embedded in a conventional logic process and methods for operating same
DE602004030765D1 (de) Nand-flash-speicher, der programmstörungen mit einer selbstverstärkenden technik vermeidet
US20060208304A1 (en) Three-dimensional memory devices
JP2013533628A5 (https=)
JP2014529889A5 (https=)
JP2009531798A5 (https=)
JP2005079314A5 (https=)
TW200744203A (en) Non-volatile memory integrated circuit device and method of fabricating the same
WO2008004179A3 (en) Non-volatile memory and-array and method for operating the game
TW200741980A (en) Semiconductor device having non-volatile memory and method of fabricating the same
JP2011192379A5 (ja) 半導体装置
JP2011503850A5 (https=)
TW200643952A (en) Bidirectional split gate nand flash memory structure and array, method of programming, erasing and reading thereof, and method of manufacturing
JP2006527897A5 (https=)
AU2003265846A1 (en) Contactless uniform-tunneling separate p-well (cusp) non-volatile memory array architecture, fabrication and operation
TW200505011A (en) Fabrication of gate dielectric in nonvolatile memories in which a memory cell has multiple floating gates
WO2002037502A3 (en) Common source eeprom and flash memory
TW200638517A (en) Method for fabricating semiconductor device
JP2007294082A5 (https=)
TW200737360A (en) Non-volatile memory array formed by a plurality of fin blocks forming memory cells, a floating gate MOS non-volatile memory transistor thereof, and method of manufacturing the same
JP2009302521A5 (ja) 不揮発性半導体記憶装置
WO2007087097A3 (en) Nonvolatile memory and method of program inhibition