JP2007233568A - Storage device and digital controller - Google Patents

Storage device and digital controller Download PDF

Info

Publication number
JP2007233568A
JP2007233568A JP2006052733A JP2006052733A JP2007233568A JP 2007233568 A JP2007233568 A JP 2007233568A JP 2006052733 A JP2006052733 A JP 2006052733A JP 2006052733 A JP2006052733 A JP 2006052733A JP 2007233568 A JP2007233568 A JP 2007233568A
Authority
JP
Japan
Prior art keywords
memory
storage area
area
standby
failure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006052733A
Other languages
Japanese (ja)
Inventor
Eikou Hougi
英光 法木
Tomoaki Furukawa
智昭 古川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2006052733A priority Critical patent/JP2007233568A/en
Publication of JP2007233568A publication Critical patent/JP2007233568A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a storage device and a digital controller, which can be continuously operated without loss of functions even in the event of a failure in a storage area within a memory. <P>SOLUTION: The storage device comprises a memory 2 storing data; a designated area copy means 7 copying data of a designated used area 2a within the memory 2 to an unused area 2b within the same memory; an unused area assignment means 8 performing address assignment to the copied unused area 2b; and a failure occurrence recognition means 6 detecting, in the event of a failure in the designated used area 2a, the failure. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は、書込みと消去が可能なメモリを備えた記憶装置およびディジタル制御装置に関する。   The present invention relates to a storage device having a rewritable memory and a digital control device.

ディジタル制御装置のコントローラに実装されてプログラムや演算結果を格納する記憶装置は、取り扱うデータ量の増加や、メモリ自体の高密度化により記憶容量が拡大している。しかしながらメモリの高密度化により、メモリ製造時の不良が内在していたり、一過的なアクセスエラー等の障害発生が増加してきている。   A storage device that is mounted on a controller of a digital control device and stores programs and calculation results has an increased storage capacity due to an increase in the amount of data handled and an increase in the density of the memory itself. However, due to the higher density of memory, defects at the time of memory manufacture are inherent, and failures such as temporary access errors are increasing.

このメモリの不良が発生すると、ディジタル制御装置を停止させ故障箇所の交換を行わなければならず、ディジタル制御装置の稼働率低下を招く。そこで、メモリの故障が発生しても、ディジタル制御装置を継続使用することが可能で、またディジタル制御装置の使用中でも補修が可能な記憶装置の適用が望まれている（特許文献１）。   When this memory failure occurs, the digital control device must be stopped and the failed part must be replaced, leading to a reduction in the operating rate of the digital control device. Therefore, it is desired to apply a storage device that can be used continuously even if a memory failure occurs and that can be repaired even during use of the digital control device (Patent Document 1).

従来のディジタル制御装置は一般的に図８に示すような構成になっている。すなわち、記憶装置１にはメモリ２が使用されており、各種記憶内容にアドレスを付けて格納している。メモリ管理手段３では、メモリ２内の記憶領域の書込み・読込み位置を管理しており、ＣＰＵ（中央演算処理装置）５への書込み・読出しアクセスを、メモリアクセス手段４のアクセス要求を通じて行っている。今、メモリ２内のある記憶領域で障害が発生した場合、その記憶領域とＣＰＵ５とのアクセスは不能となり、ディジタル制御装置としての機能を喪失してしまう恐れがある。
特開平３−１５２１３号公報 A conventional digital control apparatus is generally configured as shown in FIG. That is, the memory 2 is used for the storage device 1 and stores various stored contents with addresses. The memory management means 3 manages the write / read position of the storage area in the memory 2, and performs write / read access to the CPU (central processing unit) 5 through an access request from the memory access means 4. . Now, when a failure occurs in a certain storage area in the memory 2, the storage area and the CPU 5 cannot be accessed, and the function as a digital control device may be lost.
JP-A-3-15213

本発明は、メモリ内部の記憶領域に障害が発生した場合でも機能を喪失することなく継続して運転を行うことのできる記憶装置およびディジタル制御装置を提供することを目的とする。   An object of the present invention is to provide a storage device and a digital control device that can be operated continuously without losing a function even when a failure occurs in a storage area inside the memory.

上記課題を解決するために、請求項１の発明の記憶装置は、データを記憶するメモリと、前記メモリ内の指定された使用領域のデータを、同じメモリ内の未使用領域へコピーする指定領域コピー手段と、前記コピーの前記未使用領域へのアドレス割当を行う未使用領域割当手段と、前記指定された使用領域において障害が発生した場合に障害を検知する障害発生認識手段とを備えている構成とする。   In order to solve the above problem, the storage device of the invention of claim 1 includes a memory for storing data and a designated area for copying data in a designated used area in the memory to an unused area in the same memory. A copy unit, an unused area allocation unit that allocates an address of the copy to the unused area, and a failure occurrence recognition unit that detects a failure when a failure occurs in the designated use area. The configuration.

請求項２の発明の記憶装置は、常用記憶領域と待機記憶領域とを備えてデータを記憶するメモリと、前記常用記憶領域内で障害が発生した場合に障害を検知する障害発生認識手段と、前記常用記憶領域のデータを前記待機記憶領域へコピーする常用記憶領域コピー手段と、外部の回路と前記常用記憶領域および前記待機記憶領域とのアクセス切替を行う常用／待機切替手段とを備えている構成とする。   The storage device of the invention of claim 2 comprises a memory for storing data with a regular storage area and a standby storage area, a failure occurrence recognition means for detecting a failure when a failure occurs in the regular storage area, A normal storage area copying means for copying data in the normal storage area to the standby storage area; and a normal / standby switching means for switching access between an external circuit, the normal storage area and the standby storage area. The configuration.

請求項４の発明の記憶装置は、常用記憶領域を有する第１のメモリと、前記第１のメモリと物理的に異なる構造を有し待機記憶領域を有する第２のメモリと、前記第１のメモリ内部の障害発生を検知する障害発生認識手段と、外部の回路と前記常用記憶領域および前記待機記憶領域との読込みアクセス切替を行う常用／待機切替手段とを備えている構成とする。   According to a fourth aspect of the present invention, there is provided a storage device comprising: a first memory having a regular storage area; a second memory having a structure physically different from the first memory and having a standby storage area; and the first memory A failure occurrence recognizing unit that detects occurrence of a failure in the memory, and a normal / standby switching unit that performs read access switching between an external circuit, the regular storage area, and the standby storage area are provided.

請求項６の発明のディジタル制御装置は、請求項１から５のいずれかに記載された記憶装置と、前記メモリを管理するメモリ管理手段と前記メモリにアクセスするためのメモリアクセス手段を介して前記記憶装置とデータの授受を行う演算処理装置とを備えている構成とする。   According to a sixth aspect of the present invention, there is provided a digital control device comprising: the storage device according to any one of the first to fifth aspects; a memory management unit that manages the memory; and a memory access unit that accesses the memory. A storage device and an arithmetic processing unit that exchanges data are provided.

本発明によれば、メモリ内部の記憶領域に障害が発生した場合でも機能を喪失することなく継続して運転を行うことができる。   According to the present invention, even when a failure occurs in the storage area inside the memory, it is possible to continuously operate without losing the function.

（第１の実施の形態）
本実施の形態のディジタル制御装置は図１に示すように、記憶装置１ａには、各種データを記憶するメモリ２が備えられ、メモリ２の内部は、各種データが格納されている使用領域２ａと何もデータが格納されていない未使用領域２ｂの２つのエリアに分かれている。記憶装置１ａにはさらに、メモリ２内部の障害発生を検知する障害発生認識手段６と、メモリ２内部の使用領域２ａの指定重要領域データを未使用領域２ｂにコピーする指定重要領域コピー手段７と、使用領域２ａ内の指定重要領域データを未使用領域２ｂへ割付ける未使用領域割当手段８が備えられている。 (First embodiment)
As shown in FIG. 1, in the digital control device of the present embodiment, the storage device 1a includes a memory 2 for storing various data, and the inside of the memory 2 includes a use area 2a in which the various data is stored. The area is divided into two areas of an unused area 2b where no data is stored. The storage device 1a further includes a failure occurrence recognizing means 6 for detecting the occurrence of a failure in the memory 2, and a designated important area copy means 7 for copying the designated important area data of the used area 2a in the memory 2 to the unused area 2b. An unused area allocating unit 8 is provided for allocating designated important area data in the used area 2a to the unused area 2b.

メモリ管理手段３は、メモリ２内の記憶領域の書込み・読込み位置を管理し、ＣＰＵ５への書込み・読出しアクセスを、メモリアクセス手段４のアクセス要求を通じて行う。   The memory management means 3 manages the write / read position of the storage area in the memory 2 and performs write / read access to the CPU 5 through an access request from the memory access means 4.

メモリ２の使用領域２ａ内の指定重要領域のデータは、指定重要領域コピー手段７により抽出され、未使用領域割当手段８により未使用領域２ｂ内の適切な記憶領域へ自動的に割付けられる。   The data of the designated important area in the used area 2a of the memory 2 is extracted by the designated important area copying means 7, and automatically assigned to an appropriate storage area in the unused area 2b by the unused area allocating means 8.

ここで使用領域２ａ内の指定重要領域にて障害が発生した場合、まず障害発生認識手段６にて障害の発生した記憶領域アドレスを認識する。障害発生認識手段６にて認識した障害の発生した記憶領域アドレス情報は指定重要領域コピー手段７に渡され、指定重要領域コピー手段７は障害の発生した記憶領域アドレス情報を未使用領域割当手段８へ送信する。未使用領域割当手段８は、指定重要領域コピー手段７にてコピーするデータが未使用領域２ｂのどこのアドレス領域へコピーされるべきかを決定する。そして、決定したアドレスについてメモリ管理手段３へ情報の提供を行う。   If a failure occurs in the designated important area in the use area 2a, the failure occurrence recognizing means 6 first recognizes the storage area address where the failure has occurred. The failed storage area address information recognized by the failure occurrence recognizing means 6 is transferred to the designated important area copy means 7, and the designated important area copy means 7 uses the failed storage area address information as the unused area allocation means 8. Send to. The unused area allocating means 8 determines to which address area of the unused area 2b the data copied by the designated important area copying means 7 should be copied. Information on the determined address is provided to the memory management means 3.

メモリ管理手段３は、障害の発生した使用領域２ａ内の記憶領域のアドレスと未使用領域２ｂに割付けられた記憶領域のアドレスの置換を行い、メモリ２への書込み・読込み位置の管理を継続して行う。   The memory management means 3 replaces the address of the storage area in the used area 2a where the failure has occurred and the address of the storage area allocated to the unused area 2b, and continues to manage the write / read position in the memory 2 Do it.

本実施の形態によれば、高密度化されたメモリ２内の未使用領域２ｂに対してアドレスを割付けて、障害の発生した記憶領域と同じ内容のデータをコピーすることで、ある重要な記憶領域に障害が発生したとしても、未使用領域２ｂにコピーした同一データを使用することによりアクセスが可能となり、継続して記憶装置１ａおよびディジタル制御装置の運転を行うことができる。   According to the present embodiment, an important memory can be obtained by assigning an address to an unused area 2b in the memory 2 with a higher density and copying data having the same contents as the storage area where the failure has occurred. Even if a failure occurs in the area, it is possible to access by using the same data copied to the unused area 2b, and the storage device 1a and the digital controller can be continuously operated.

（第２の実施の形態）
次に、本発明の第２の実施の形態のディジタル制御装置を図２を参照して説明する。なお第１の実施の形態と同一の構成には同一の符号を付し、重複する説明は省略する。 (Second Embodiment)
Next, a digital control apparatus according to a second embodiment of the present invention will be described with reference to FIG. In addition, the same code | symbol is attached | subjected to the structure same as 1st Embodiment, and the overlapping description is abbreviate | omitted.

本実施の形態においては、記憶装置１ｂには、常用記憶領域２ｃと待機記憶領域２ｄからなるメモリ２と、メモリ２内部の障害発生を検知する障害発生認識手段６と、常用記憶領域２ｃのデータを待機記憶領域２ｄへコピーする常用記憶領域コピー手段９と、メモリ管理手段３と常用記憶領域２ｃ、待機記憶領域２ｄとのアクセス切替を行う常用／待機切替手段１１が備えられている。   In the present embodiment, the storage device 1b includes a memory 2 composed of a regular storage area 2c and a standby storage area 2d, failure occurrence recognition means 6 that detects the occurrence of a failure in the memory 2, and data in the regular storage area 2c. Is stored in the standby storage area 2d, and a normal / standby switching means 11 for switching access between the memory management means 3, the regular storage area 2c, and the standby storage area 2d.

このような構成において、通常状態時には、常用／待機切替手段１１は常用優先となっており、メモリ管理手段３は常用記憶領域２ｃのデータとアクセスしている。また、待機記憶領域２ｄ内のデータは、常用記憶領域コピー手段９により、常に常用記憶領域２ｃのデータがコピーされている。   In such a configuration, in the normal state, the normal / standby switching means 11 has normal priority, and the memory management means 3 accesses data in the normal storage area 2c. Further, the data in the standby storage area 2d is always copied by the regular storage area copy means 9 from the regular storage area 2c.

ここで常用記憶領域２ｃのある記憶領域にて障害が発生した場合、まず障害発生認識手段６にて障害の発生した記憶領域アドレスを認識する。常用／待機切替手段１１は、障害発生認識手段６にて認識した障害発生情報を受け、常用記憶領域２ｃ優先から待機記憶領域２ｄ優先へとメモリ管理手段３とのアクセス切替を行う。   Here, when a failure occurs in a storage area having the regular storage area 2c, the failure occurrence recognizing means 6 first recognizes the storage area address where the failure has occurred. The normal / standby switching means 11 receives the failure occurrence information recognized by the failure occurrence recognizing means 6 and performs access switching with the memory management means 3 from the normal storage area 2c priority to the standby storage area 2d priority.

本実施の形態によれば、常用記憶領域２ｃ内のある領域で障害が発生した場合、速やかに待機記憶領域２ｄとのアクセスに切替えることにより、継続して記憶装置１ｂおよびディジタル制御装置の運転を行うことができる。   According to the present embodiment, when a failure occurs in a certain area in the regular storage area 2c, the storage apparatus 1b and the digital control apparatus are continuously operated by quickly switching to the standby storage area 2d. It can be carried out.

（第３の実施の形態）
次に、本発明の第３の実施の形態のディジタル制御装置を図３を参照して説明する。なお、第１、第２の実施の形態と同一の構成には同一の符号を付し、重複する説明は省略する。 (Third embodiment)
Next, a digital control apparatus according to a third embodiment of the present invention will be described with reference to FIG. In addition, the same code | symbol is attached | subjected to the structure same as 1st, 2nd embodiment, and the overlapping description is abbreviate | omitted.

本実施の形態における記憶装置１ｃは、第２の実施の形態における記憶装置１ｂの構成に加えて、メモリ２内で発生した障害が復旧した後、待機記憶領域２ｄのデータを常用記憶領域２ｃへコピーする待機記憶領域コピー手段１２と、常用記憶領域２ｃと待機記憶領域２ｄのデータが同一であることを確認する不一致検出手段１３を備えている。   In addition to the configuration of the storage device 1b in the second embodiment, the storage device 1c in the present embodiment transfers the data in the standby storage region 2d to the regular storage region 2c after the failure that occurred in the memory 2 is recovered. The standby storage area copying means 12 for copying and the mismatch detection means 13 for confirming that the data in the regular storage area 2c and the standby storage area 2d are the same are provided.

このような構成において、通常状態時には、常用／待機切替手段１１は常用優先となっており、メモリ管理手段３は常用記憶領域２ｃのデータとアクセスしている。また、待機記憶領域２ｄ内のデータは、常用記憶領域コピー手段９により、常に常用記憶領域２ｃのデータがコピーされている。   In such a configuration, in the normal state, the normal / standby switching means 11 has normal priority, and the memory management means 3 accesses data in the normal storage area 2c. Further, the data in the standby storage area 2d is always copied by the regular storage area copy means 9 from the regular storage area 2c.

ここで常用記憶領域２ｃのある記憶領域にて障害が発生した場合、まず障害発生認識手段６にて障害の発生した記憶領域アドレスを認識する。常用／待機切替手段１１は、障害発生認識手段６にて認識した障害発生情報を受け、常用記憶領域２ｃ優先から待機記憶領域２ｄ優先へとメモリ管理手段３とのアクセス切替を行う。   Here, when a failure occurs in a storage area having the regular storage area 2c, the failure occurrence recognizing means 6 first recognizes the storage area address where the failure has occurred. The normal / standby switching means 11 receives the failure occurrence information recognized by the failure occurrence recognizing means 6 and performs access switching with the memory management means 3 from the normal storage area 2c priority to the standby storage area 2d priority.

常用記憶領域２ｃ内で発生した障害が一過性のものであり、速やかに復旧した場合、障害発生認識手段６は、常用記憶領域２ｃ内の障害発生が解消したことを認識し、その正常である旨の信号を、待機記憶領域コピー手段１２へ送信する。待機記憶領域コピー手段１２は、障害発生認識手段６からの正常信号を受け、待機記憶領域２ｄのデータを常用記憶領域２ｃへコピーする。コピー後、不一致検出手段１３は常用記憶領域２ｃと待機記憶領域２ｄのデータ内容が同一であることをチェックし、同一と判定されればその情報を常用／待機切替手段１１に送信し、常用／待機切替手段１１はメモリ管理手段３とのアクセスを常用記憶領域２ｃでのアクセス状態に切替える。   If the failure that occurred in the regular storage area 2c is transient and is recovered quickly, the failure recognition means 6 recognizes that the failure has occurred in the regular storage area 2c and A signal to that effect is transmitted to the standby storage area copy means 12. The standby storage area copy means 12 receives the normal signal from the failure occurrence recognition means 6 and copies the data in the standby storage area 2d to the regular storage area 2c. After copying, the mismatch detection means 13 checks that the data contents of the normal storage area 2c and the standby storage area 2d are the same, and if they are determined to be the same, transmits the information to the normal / standby switching means 11, The standby switching unit 11 switches access to the memory management unit 3 to an access state in the regular storage area 2c.

本実施の形態によれば、常用記憶領域２ｃ内のある領域で障害が発生した場合、速やかに待機記憶領域２ｄとのアクセスに切替えることにより、継続して記憶装置１ｃおよびディジタル制御装置の運転を行うことができる。そして、常用記憶領域２ｃ内で発生した障害が一過性のものであり速やかに復旧した場合は、待機記憶領域２ｄのデータを常用待機領域２ｃへコピーし、再度バンプレスに常用記憶領域２ｃでのアクセス状態に復旧することができる。   According to the present embodiment, when a failure occurs in a certain area in the regular storage area 2c, the storage apparatus 1c and the digital control apparatus are continuously operated by quickly switching to the standby storage area 2d. It can be carried out. If the failure that occurred in the regular storage area 2c is temporary and is quickly recovered, the data in the standby storage area 2d is copied to the regular standby area 2c, and again in the regular storage area 2c to bumpless. Can be restored.

（第４の実施の形態）
次に、本発明の第４の実施の形態のディジタル制御装置を図４を参照して説明する。なお第１、第２、第３の実施の形態と同一の構成には同一の符号を付し、重複する説明は省略する。 (Fourth embodiment)
Next, a digital control apparatus according to a fourth embodiment of the present invention will be described with reference to FIG. In addition, the same code | symbol is attached | subjected to the structure same as 1st, 2nd, 3rd Embodiment, and the overlapping description is abbreviate | omitted.

本実施の形態においては、記憶装置１ｄに、物理的に構造の異なるメモリ２１，２２と、メモリ２１内部の障害発生を検知する障害発生認識手段６と、メモリ２１内の常用記憶領域２ｃのデータをメモリ２２内の待機記憶領域２ｄへコピーする常用記憶領域コピー手段９と、メモリ管理手段３とメモリ２１，２２とのアクセス切替を行うための常用／待機切替手段１１が備えられている。ここで、物理的に構造の異なるメモリとは、製造方法や構成は異なるが、同一の機能を持っているメモリを指す。   In the present embodiment, the storage device 1d includes memories 21 and 22 having physically different structures, failure recognition means 6 for detecting a failure in the memory 21, and data in the regular storage area 2c in the memory 21. Is stored in the standby storage area 2d in the memory 22, and a normal / standby switching means 11 for switching access between the memory management means 3 and the memories 21 and 22. Here, a memory having a physically different structure refers to a memory having the same function, although the manufacturing method and configuration are different.

このような構成において、通常状態時は、常用／待機切替手段１１は常用優先となっており、メモリ管理手段３はメモリ２１の常用記憶領域２ｃとアクセスしている。また、メモリ２２の待機記憶領域２ｄのデータは、常用記憶領域コピー手段９により、常にメモリ２１の常用記憶領域２ｃのデータがコピーされている。   In such a configuration, in the normal state, the normal / standby switching means 11 has normal priority, and the memory management means 3 accesses the normal storage area 2 c of the memory 21. The data in the standby storage area 2d of the memory 22 is always copied from the normal storage area 2c of the memory 21 by the normal storage area copy means 9.

ここでメモリ２１内の常用記憶領域２ｃのある記憶領域にて障害が発生した場合、まず障害発生認識手段６にて障害の発生した記憶領域アドレスを認識する。障害発生認識手段６にて認識した障害発生情報を受け、常用／待機切替手段１１は、メモリ２１内の常用記憶領域２ｃからメモリ２２内の待機記憶領域２ｄへとメモリ管理手段３とのアクセス切替を行う。   Here, when a failure occurs in a storage area having the regular storage area 2 c in the memory 21, the failure occurrence recognition unit 6 first recognizes the storage area address where the failure has occurred. Upon receiving the failure occurrence information recognized by the failure occurrence recognizing means 6, the normal / standby switching means 11 switches access to the memory management means 3 from the normal storage area 2 c in the memory 21 to the standby storage area 2 d in the memory 22. I do.

本実施の形態によれば、メモリ２１に設けられた常用記憶領域２ｃのある領域で障害が発生した場合、メモリ管理手段３とのアクセスをメモリ２２の待機記憶領域２ｄに速やかに切替えることにより、継続して記憶装置１ｄおよびディジタル制御装置の運転を行うことができる。   According to the present embodiment, when a failure occurs in a certain area of the regular storage area 2c provided in the memory 21, the access to the memory management means 3 is quickly switched to the standby storage area 2d of the memory 22, The storage device 1d and the digital control device can be continuously operated.

（第５の実施の形態）
次に、本発明の第５の実施の形態のディジタル制御装置を図５を参照して説明する。なお第１、第２、第３、第４の実施の形態と同一の構成には同一の符号を付し、重複する説明は省略する。 (Fifth embodiment)
Next, a digital control apparatus according to a fifth embodiment of the present invention will be described with reference to FIG. In addition, the same code | symbol is attached | subjected to the structure same as 1st, 2nd, 3rd, 4th embodiment, and the overlapping description is abbreviate | omitted.

本実施の形態における記憶装置１ｅは、第４の実施の形態における記憶装置１ｄの構成に加えて、メモリ２１内の常用記憶領域２ｃのある領域にて障害が発生した場合、メモリ２１の回復処理を行う回復処理手段１０と、障害復旧後、メモリ２２内の待機記憶領域２ｄのデータをメモリ２１内の常用記憶領域２ｃへコピーする待機記憶領域コピー手段１２と、メモリ２１内の常用記憶領域２ｃとメモリ２２内の待機記憶領域２ｄのデータが同一であることを確認する不一致検出手段１３を備えている。   In addition to the configuration of the storage device 1d in the fourth embodiment, the storage device 1e according to the present embodiment restores the memory 21 when a failure occurs in an area of the regular storage area 2c in the memory 21. Recovery processing means 10 for performing recovery, standby storage area copy means 12 for copying the data in the standby storage area 2d in the memory 22 to the regular storage area 2c in the memory 21, and the normal storage area 2c in the memory 21 after failure recovery And a discrepancy detecting means 13 for confirming that the data in the standby storage area 2d in the memory 22 is the same.

このような構成において、通常状態時は、常用／待機切替手段１１は常用優先となっており、メモリ管理手段３はメモリ２１の常用記憶領域２ｃとアクセスしている。また、メモリ２２の待機記憶領域２ｄのデータは、常用記憶領域コピー手段９により、常にメモリ２１の常用記憶領域２ｃのデータがコピーされている。   In such a configuration, in the normal state, the normal / standby switching means 11 has normal priority, and the memory management means 3 accesses the normal storage area 2 c of the memory 21. The data in the standby storage area 2d of the memory 22 is always copied from the normal storage area 2c of the memory 21 by the normal storage area copy means 9.

ここでメモリ２１内の常用記憶領域２ｃのある記憶領域にて障害が発生した場合、まず障害発生認識手段６にて障害の発生した記憶領域アドレスを認識する。障害発生認識手段６にて認識した障害発生情報を受け、常用／待機切替手段１１は、メモリ２１内の常用記憶領域２ｃからメモリ２２内の待機記憶領域２ｄへとメモリ管理手段３とのアクセス切替を行う。また障害発生認識手段６は、認識した障害発生情報を回復処理手段１０に送信し、回復処理手段１０は、メモリ２１に対してイニシャライズ等の回復処理を施す。   Here, when a failure occurs in a storage area having the regular storage area 2 c in the memory 21, the failure occurrence recognition unit 6 first recognizes the storage area address where the failure has occurred. Upon receiving the failure occurrence information recognized by the failure occurrence recognizing means 6, the normal / standby switching means 11 switches access to the memory management means 3 from the normal storage area 2 c in the memory 21 to the standby storage area 2 d in the memory 22. I do. The failure occurrence recognizing means 6 transmits the recognized failure occurrence information to the recovery processing means 10, and the recovery processing means 10 performs a recovery process such as initialization on the memory 21.

次に、回復処理手段１０の処理にてメモリ２１内の常用記憶領域２ｃで発生した障害が復旧した場合、障害発生認識手段６は、メモリ２１内の常用記憶領域２ｃの障害発生が解消したことを認識し、その正常である旨の信号を、待機記憶領域コピー手段１２へ送信する。待機記憶領域コピー手段１２は、障害発生認識手段６の正常信号を受け、メモリ２２内の待機記憶領域２ｄのデータをメモリ２１内の常用記憶領域２ｃへコピーする。コピー後、不一致検出手段１３はメモリ２１内の常用記憶領域２ｃとメモリ２２内の待機記憶領域２ｄのデータ内容が同一であることをチェックし、同一と判定されればその情報を常用／待機切替手段１１に送信し、常用／待機切替手段１１はメモリ管理手段３とのアクセスをメモリ２１内の常用記憶領域２ｃでのアクセス状態に切替える。   Next, when the failure that occurred in the normal storage area 2c in the memory 21 is recovered by the process of the recovery processing means 10, the failure occurrence recognizing means 6 has confirmed that the occurrence of the failure in the normal storage area 2c in the memory 21 has been resolved. Is transmitted to the standby storage area copy means 12. The standby storage area copy unit 12 receives the normal signal from the failure occurrence recognition unit 6 and copies the data in the standby storage area 2 d in the memory 22 to the regular storage area 2 c in the memory 21. After copying, the mismatch detection means 13 checks that the data contents of the normal storage area 2c in the memory 21 and the standby storage area 2d in the memory 22 are the same, and if it is determined to be the same, the information is switched between normal and standby The service / standby switching unit 11 switches access to the memory management unit 3 to an access state in the regular storage area 2 c in the memory 21.

本実施の形態によれば、メモリ２１，２２は物理的に構造の異なるものを冗長化して設けているため、記憶装置１ｅおよびディジタル制御装置を止めることなく障害の発生した常用記憶領域２ｃを有するメモリ２１だけを独立に交換・復旧することができる。   According to the present embodiment, the memories 21 and 22 are provided with redundant physical structures, and thus have the normal storage area 2c in which a failure has occurred without stopping the storage device 1e and the digital control device. Only the memory 21 can be replaced and restored independently.

（第６の実施の形態）
次に、本発明の第６の実施の形態のディジタル制御装置を図６を参照して説明する。なお第１、第２、第３、第４、第５の実施の形態と同一の構成には同一の符号を付し、重複する説明は省略する。 (Sixth embodiment)
Next, a digital control apparatus according to a sixth embodiment of the present invention will be described with reference to FIG. In addition, the same code | symbol is attached | subjected to the structure same as 1st, 2nd, 3rd, 4th, 5th embodiment, and the overlapping description is abbreviate | omitted.

本実施の形態においては、記憶装置１ｆは、それぞれ常用記憶領域２ｃと待機記憶領域２ｄを有し物理的に構造の異なるメモリ２１およびメモリ２２と、メモリ２１内部の障害発生を検知する障害発生認識手段６と、メモリ管理手段３とメモリ２１，２２とのデータ読込みアクセス切替を行う常用／待機切替手段１１が備えられている。   In the present embodiment, the storage device 1f has a normal storage area 2c and a standby storage area 2d, respectively, and the memory 21 and the memory 22 having different physical structures, and a failure occurrence recognition for detecting the occurrence of a failure in the memory 21. Means 6 and regular / standby switching means 11 for switching data read access between the memory management means 3 and the memories 21 and 22 are provided.

このような構成において、通常状態時には、常用／待機切替手段１１は常用優先となっており、メモリ管理手段３はメモリ２１の常用記憶領域２ｃと読込みアクセスをしている。また、メモリ管理手段３からの最新データについては、メモリ管理手段３からメモリ２１とメモリ２２に対して個々に書き込まれており、メモリ２１とメモリ２２の記憶領域のデータ内容は、常に同一の状態となっている。   In such a configuration, in the normal state, the normal / standby switching unit 11 has the normal priority, and the memory management unit 3 performs read access to the normal storage area 2c of the memory 21. Further, the latest data from the memory management means 3 is individually written from the memory management means 3 to the memory 21 and the memory 22, and the data contents of the storage areas of the memory 21 and the memory 22 are always in the same state. It has become.

ここでメモリ２１内の常用記憶領域２ｃのある記憶領域にて障害が発生した場合、まず障害発生認識手段６にて障害の発生した記憶領域アドレスを認識する。障害発生認識手段６にて認識した障害発生情報を受け、常用／待機切替手段１１は、メモリ２１内の常用記憶領域２ｃからメモリ２２内の待機記憶領域２ｄへとメモリ管理手段３との読込みアクセス切替を行う。   Here, when a failure occurs in a storage area having the regular storage area 2 c in the memory 21, the failure occurrence recognition unit 6 first recognizes the storage area address where the failure has occurred. Upon receiving the failure occurrence information recognized by the failure occurrence recognizing means 6, the normal / standby switching means 11 reads the memory management means 3 from the normal storage area 2c in the memory 21 to the standby storage area 2d in the memory 22. Switch.

本実施の形態によれば、メモリ２１に設けられた常用記憶領域２ｃ内のある領域で障害が発生した場合、メモリ管理手段３との読込みアクセスをメモリ２２の待機記憶領域２ｄとの読込みアクセスに速やかに切替えることにより、継続して記憶装置１ｆおよびディジタル制御装置の運転を行うことができる。   According to the present embodiment, when a failure occurs in a certain area in the regular storage area 2c provided in the memory 21, the read access with the memory management means 3 is changed to the read access with the standby storage area 2d of the memory 22. By quickly switching, the storage device 1f and the digital control device can be continuously operated.

（第７の実施の形態）
次に、本発明の第７の実施の形態のディジタル制御装置を図７を参照して説明する。なお第１、第２、第３、第４、第５、第６の実施の形態と同一の構成には同一の符号を付し、重複する説明は省略する。 (Seventh embodiment)
Next, a digital control apparatus according to a seventh embodiment of the present invention will be described with reference to FIG. In addition, the same code | symbol is attached | subjected to the structure same as 1st, 2nd, 3rd, 4th, 5th, 6th embodiment, and the overlapping description is abbreviate | omitted.

本実施の形態においては、記憶装置１ｇは、それぞれ常用記憶領域２ｃと待機記憶領域２ｄを有し物理的に構造の異なるメモリ２１およびメモリ２２と、メモリ２１内部の障害発生を検知する障害発生認識手段６と、メモリ２１内の常用記憶領域２ｃのある領域にて障害が発生した場合、メモリ２１の回復処理を行う回復処理手段１０と、障害復旧後、メモリ２２内の待機記憶領域２ｄのデータをメモリ２１内の常用記憶領域２ｃへコピーする待機記憶領域コピー手段１２と、メモリ２１内の常用記憶領域２ｃとメモリ２２内の待機記憶領域２ｄのデータが同一であることを確認する不一致検出手段１３と、メモリ管理手段３とメモリ２１，２２とのデータ読込みアクセス切替を行う常用／待機切替手段１１を備えている。   In the present embodiment, the storage device 1g has a normal storage area 2c and a standby storage area 2d, respectively, and the memory 21 and the memory 22 having different physical structures, and a failure occurrence recognition for detecting the occurrence of a failure in the memory 21. Means 6 and recovery processing means 10 for performing recovery processing of the memory 21 when a failure occurs in an area where the normal storage area 2c in the memory 21 is present, and data in the standby storage area 2d in the memory 22 after the failure recovery The standby storage area copying means 12 for copying the data to the regular storage area 2c in the memory 21 and the mismatch detection means for confirming that the data in the regular storage area 2c in the memory 21 and the standby storage area 2d in the memory 22 are identical 13 and regular / standby switching means 11 for switching data read access between the memory management means 3 and the memories 21 and 22.

このような構成において、通常状態時には、常用／待機切替手段１１は常用優先となっており、メモリ管理手段３はメモリ２１の常用記憶領域２ｃと読込みアクセスをしている。また、メモリ管理手段３からの最新データについては、メモリ管理手段３からメモリ２１とメモリ２２に対して個々に書き込まれており、メモリ２１とメモリ２２の記憶領域のデータ内容は、常に同一の状態となっている。   In such a configuration, in the normal state, the normal / standby switching unit 11 has the normal priority, and the memory management unit 3 performs read access to the normal storage area 2c of the memory 21. Further, the latest data from the memory management means 3 is individually written from the memory management means 3 to the memory 21 and the memory 22, and the data contents of the storage areas of the memory 21 and the memory 22 are always in the same state. It has become.

メモリ２１内の常用記憶領域２ｃのある領域にて障害が発生した場合、まず障害発生認識手段６にて障害の発生した記憶領域アドレスを認識する。そして、障害発生認識し油断６は障害発生情報を回復処理手段１０に送信し、回復処理手段１０は、メモリ２１に対してイニシャライズ等の回復処理を施す。また、常用／待機切替手段１１は、障害発生情報を受けてメモリ２１内の常用記憶領域２ｃからメモリ２２内の待機記憶領域２ｄへとメモリ管理手段３との読込みアクセス切替を行う。   When a failure occurs in an area of the regular storage area 2c in the memory 21, the failure occurrence recognition means 6 first recognizes the storage area address where the failure has occurred. Recognizing the occurrence of the failure, the alert 6 transmits the failure occurrence information to the recovery processing means 10, and the recovery processing means 10 performs a recovery process such as initialization on the memory 21. Further, the normal / standby switching means 11 performs read access switching with the memory management means 3 from the normal storage area 2 c in the memory 21 to the standby storage area 2 d in the memory 22 in response to the failure occurrence information.

次に、回復処理手段１０の処理にてメモリ２１内の常用記憶領域２ｃで発生した障害が復旧した場合、障害発生認識手段６は、メモリ２１内の常用記憶領域２ｃの障害発生が解消したことを認識し、その正常である旨の信号を、待機記憶領域コピー手段１２へ送信する。待機記憶領域コピー手段１２は、障害発生認識手段６の正常信号を受け、メモリ２２内の待機記憶領域２ｄのデータをメモリ２１内の常用記憶領域２ｃへコピーする。コピー後、不一致検出手段１３はメモリ２１内の常用記憶領域２ｃとメモリ２２内の待機記憶領域２ｄのデータ内容が同一であることをチェックし、同一と判定されればその情報を常用／待機切替手段１３に送信し、再度メモリ２１内の常用記憶領域２ｃでの読込みアクセス状態に切替える。   Next, when the failure that occurred in the normal storage area 2c in the memory 21 is recovered by the process of the recovery processing means 10, the failure occurrence recognizing means 6 has confirmed that the occurrence of the failure in the normal storage area 2c in the memory 21 has been resolved. Is transmitted to the standby storage area copy means 12. The standby storage area copy unit 12 receives the normal signal from the failure occurrence recognition unit 6 and copies the data in the standby storage area 2 d in the memory 22 to the regular storage area 2 c in the memory 21. After copying, the mismatch detection means 13 checks that the data contents of the normal storage area 2c in the memory 21 and the standby storage area 2d in the memory 22 are the same, and if it is determined to be the same, the information is switched between normal and standby The data is transmitted to the means 13 and switched to the read access state in the regular storage area 2 c in the memory 21 again.

本実施の形態によれば、メモリ２１，２２は物理的に構造の異なるものを冗長化して設けているため、記憶装置１ｇおよびディジタル制御装置を止めることなく障害の発生した常用記憶領域２ｃを有するメモリ２１だけを独立に交換・復旧することができる。   According to the present embodiment, since the memories 21 and 22 are provided with redundant physical structures, the memory device 1g and the normal storage area 2c in which a failure has occurred without stopping the digital control device are provided. Only the memory 21 can be replaced and restored independently.

本発明の第１の実施の形態の記憶装置およびディジタル制御装置の構成を示すブロック図。1 is a block diagram showing a configuration of a storage device and a digital control device according to a first embodiment of the present invention. 本発明の第２の実施の形態の記憶装置およびディジタル制御装置の構成を示すブロック図。The block diagram which shows the structure of the memory | storage device and digital control apparatus of the 2nd Embodiment of this invention. 本発明の第３の実施の形態の記憶装置およびディジタル制御装置の構成を示すブロック図。The block diagram which shows the structure of the memory | storage device and digital control apparatus of the 3rd Embodiment of this invention. 本発明の第４の実施の形態の記憶装置およびディジタル制御装置の構成を示すブロック図。The block diagram which shows the structure of the memory | storage device and digital control apparatus of the 4th Embodiment of this invention. 本発明の第５の実施の形態の記憶装置およびディジタル制御装置の構成を示すブロック図。The block diagram which shows the structure of the memory | storage device and digital control apparatus of the 5th Embodiment of this invention. 本発明の第６の実施の形態の記憶装置およびディジタル制御装置の構成を示すブロック図。The block diagram which shows the structure of the memory | storage device and digital control apparatus of the 6th Embodiment of this invention. 本発明の第７の実施の形態の記憶装置およびディジタル制御装置の構成を示すブロック図。The block diagram which shows the structure of the memory | storage device and digital control apparatus of the 7th Embodiment of this invention. 従来の記憶装置およびディジタル制御装置の構成を示すブロック図。The block diagram which shows the structure of the conventional memory | storage device and a digital control apparatus.

符号の説明Explanation of symbols

１，１ａ，１ｂ，１ｃ，１ｄ，１ｅ，１ｆ，１ｇ…記憶装置、２…メモリ、２ａ…使用領域、２ｂ…未使用領域、２ｃ…常用記憶領域、２ｄ…待機記憶領域、３…メモリ管理手段、４…メモリアクセス手段、５…ＣＰＵ、６…障害発生認識手段、７…指定重要領域コピー手段、８…未使用領域割当手段、９…常用記憶領域コピー手段、１０…回復処理手段、１１…常用／待機切替手段、１２…待機記憶領域コピー手段、１３…不一致検出手段、２１，２２…メモリ。
1, 1a, 1b, 1c, 1d, 1e, 1f, 1g ... storage device, 2 ... memory, 2a ... used area, 2b ... unused area, 2c ... regular storage area, 2d ... standby storage area, 3 ... memory management Means, 4 ... Memory access means, 5 ... CPU, 6 ... Failure occurrence recognition means, 7 ... Designated important area copy means, 8 ... Unused area allocation means, 9 ... Regular storage area copy means, 10 ... Recovery processing means, 11 ... Normal / standby switching means, 12... Standby storage area copying means, 13... Mismatch detection means, 21, 22.

Claims (6)

データを記憶するメモリと、前記メモリ内の指定された使用領域のデータを、同じメモリ内の未使用領域へコピーする指定領域コピー手段と、前記コピーの前記未使用領域へのアドレス割当を行う未使用領域割当手段と、前記指定された使用領域において障害が発生した場合に障害を検知する障害発生認識手段とを備えていることを特徴とする記憶装置。   A memory for storing data, designated area copy means for copying data in a specified used area in the memory to an unused area in the same memory, and an unassigned address for assigning the copy to the unused area A storage device comprising: a use area allocating unit; and a failure occurrence recognizing unit that detects a failure when a failure occurs in the designated use region. 常用記憶領域と待機記憶領域とを備えてデータを記憶するメモリと、前記常用記憶領域内で障害が発生した場合に障害を検知する障害発生認識手段と、前記常用記憶領域のデータを前記待機記憶領域へコピーする常用記憶領域コピー手段と、外部の回路と前記常用記憶領域および前記待機記憶領域とのアクセス切替を行う常用／待機切替手段とを備えていることを特徴とする記憶装置。   A memory for storing data with a regular storage area and a standby storage area; a failure recognition means for detecting a failure when a failure occurs in the regular storage area; and data in the regular storage area for the standby storage A storage device comprising: a normal storage area copying means for copying to an area; and a normal / standby switching means for switching access between an external circuit and the normal storage area and the standby storage area. 前記常用記憶領域内で発生した障害が復旧した場合に前記待機記憶領域のデータを前記常用記憶領域へコピーする待機記憶領域コピー手段と、前記常用記憶領域と前記待機記憶領域のデータが同一であることを確認する不一致検出手段とを備えていることを特徴とする請求項２記載の記憶装置。   The standby storage area copying means for copying the data in the standby storage area to the regular storage area when a failure occurring in the regular storage area is recovered, and the data in the regular storage area and the standby storage area are the same The storage device according to claim 2, further comprising a mismatch detection unit that confirms the fact. 常用記憶領域を有する第１のメモリと、前記第１のメモリと物理的に異なる構造を有し待機記憶領域を有する第２のメモリと、前記第１のメモリ内部の障害発生を検知する障害発生認識手段と、外部の回路と前記常用記憶領域および前記待機記憶領域との読込みアクセス切替を行う常用／待機切替手段とを備えていることを特徴とする記憶装置。   A first memory having a regular storage area, a second memory having a structure physically different from the first memory and having a standby storage area, and a failure occurrence detecting a failure occurrence in the first memory A storage device comprising: a recognition unit; and a normal / standby switching unit that performs read access switching between an external circuit, the regular storage area, and the standby storage area. 前記第１のメモリに障害が発生した場合に前記第１のメモリの回復処理を行う回復処理手段と、前記障害が復旧した後に前記待機記憶領域のデータを前記常用記憶領域へコピーする待機記憶領域コピー手段と、前記常用記憶領域のデータと前記待機記憶領域のデータが同一であることを確認する不一致検出手段とを備えていることを特徴とする請求項４記載の記憶装置。   Recovery processing means for performing recovery processing of the first memory when a failure occurs in the first memory, and a standby storage region for copying data in the standby storage region to the regular storage region after the failure is recovered 5. The storage device according to claim 4, further comprising: copy means; and mismatch detection means for confirming that the data in the regular storage area and the data in the standby storage area are the same. 請求項１から５のいずれかに記載された記憶装置と、前記メモリを管理するメモリ管理手段と前記メモリにアクセスするためのメモリアクセス手段を介して前記記憶装置とデータの授受を行う演算処理装置とを備えていることを特徴とするディジタル制御装置。

6. A storage device according to claim 1, a memory management unit that manages the memory, and an arithmetic processing unit that exchanges data with the storage device via a memory access unit that accesses the memory. And a digital control device.

JP2006052733A 2006-02-28 2006-02-28 Storage device and digital controller Pending JP2007233568A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006052733A JP2007233568A (en) 2006-02-28 2006-02-28 Storage device and digital controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006052733A JP2007233568A (en) 2006-02-28 2006-02-28 Storage device and digital controller

Publications (1)

Publication Number Publication Date
JP2007233568A true JP2007233568A (en) 2007-09-13

Family

ID=38554121

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006052733A Pending JP2007233568A (en) 2006-02-28 2006-02-28 Storage device and digital controller

Country Status (1)

Country Link
JP (1) JP2007233568A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013140426A (en) * 2011-12-28 2013-07-18 Daihatsu Motor Co Ltd In-vehicle storage processing device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0588989A (en) * 1991-09-27 1993-04-09 Yokogawa Electric Corp Memory device
JPH08179994A (en) * 1994-12-26 1996-07-12 Toshiba Corp Computer system
JP2002007218A (en) * 2000-06-21 2002-01-11 Hitachi Eng Co Ltd Memory collation system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0588989A (en) * 1991-09-27 1993-04-09 Yokogawa Electric Corp Memory device
JPH08179994A (en) * 1994-12-26 1996-07-12 Toshiba Corp Computer system
JP2002007218A (en) * 2000-06-21 2002-01-11 Hitachi Eng Co Ltd Memory collation system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013140426A (en) * 2011-12-28 2013-07-18 Daihatsu Motor Co Ltd In-vehicle storage processing device

Similar Documents

Publication Publication Date Title
US7724643B2 (en) Recovery of duplex data system after power failure
JP4385215B2 (en) Disk array device having snapshot simulation function
WO2016115661A1 (en) Memory fault isolation method and device
JP2008046685A (en) Duplex system and system switching method
JP2008269142A (en) Disk array device
JP2004021811A (en) Disk controller using nonvolatile memory
JP5287974B2 (en) Arithmetic processing system, resynchronization method, and farm program
JP4161276B2 (en) Fault-tolerant computer device and synchronization method thereof
JP2022017216A (en) Storage system with disaster recovery function and its operation method
JP2007233568A (en) Storage device and digital controller
JP2009069963A (en) Multiprocessor system
JP2007305105A (en) Memory controller
JP5103823B2 (en) Information processing apparatus and input / output request control method
JP2000222375A (en) Multi-processor system
US20080256313A1 (en) System, Method And Computer Program Product For Remote Mirroring
JP2006259945A (en) Redundant system, its configuration control method and its program
JP2007334668A (en) Memory dumping method, cluster system, node constituting the system, and program
JP6111605B2 (en) Computer system, computer system diagnostic method and diagnostic program
JP4876662B2 (en) Computer system having memory dump function, program, and memory dump method
JP2005115472A (en) Operation control system
JP2008204114A (en) Semiconductor memory information storage device and its write failure countermeasure method
JP4679178B2 (en) Communication device and memory device
JP2011159101A (en) Information processing apparatus, method and program for managing memory
JPS59180897A (en) Double structure system of battery back-up memory
JP2012190064A (en) Information processing apparatus, memory management method, and memory management program

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080404

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110329

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110527

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110920

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120131