JP2007109846A - Chip resistor and method of manufacturing same - Google Patents

Chip resistor and method of manufacturing same Download PDF

Info

Publication number
JP2007109846A
JP2007109846A JP2005298502A JP2005298502A JP2007109846A JP 2007109846 A JP2007109846 A JP 2007109846A JP 2005298502 A JP2005298502 A JP 2005298502A JP 2005298502 A JP2005298502 A JP 2005298502A JP 2007109846 A JP2007109846 A JP 2007109846A
Authority
JP
Japan
Prior art keywords
insulating substrate
electrode
forming
electrodes
long side
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005298502A
Other languages
Japanese (ja)
Other versions
JP4812390B2 (en
Inventor
Masaki Yoneda
将記 米田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP2005298502A priority Critical patent/JP4812390B2/en
Priority to EP06811508A priority patent/EP1950771A1/en
Priority to US12/083,448 priority patent/US7940158B2/en
Priority to PCT/JP2006/320195 priority patent/WO2007043516A1/en
Priority to TW095137603A priority patent/TW200731297A/en
Publication of JP2007109846A publication Critical patent/JP2007109846A/en
Application granted granted Critical
Publication of JP4812390B2 publication Critical patent/JP4812390B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Details Of Resistors (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To improve the surge resistance of the resistance film in the state of securing the strength of the soldering part by the terminal electrode; in a chip resistor which comprises a rectangular insulating substrate 2, a resistance film 5 formed so as to extend in a longitudinal direction on the upper surface of this insulating substrate, a pair of upper surface electrodes 3 and 4 formed in the upper surface of the insulating substrate, and a pair of terminal electrodes 6 and 7 formed in two sides of the insulating substrate. <P>SOLUTION: Each upper surface electrode is formed in an L-shape in plan view so as to be composed of first portions 3a and 4a prolonged along two long sides 2a and 2b of an insulating substrate, and a second portions 3b and 4b prolonged along two short sides 2c and 2d. Both ends of the resistance film are connected to the second portions in the respective upper surface electrodes, and furthermore, the respective terminal electrodes may be connected to the two long sides in the insulating substrate, and to the first portions in the respective upper surface electrodes. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は,耐サージ特性に優れたチップ抵抗器と,その製造方法とに関するものである。   The present invention relates to a chip resistor excellent in surge resistance and a manufacturing method thereof.

一般に,チップ抵抗器は,平面視で長方形に構成した絶縁基板の上面に,抵抗膜を,前記長方形の長手方向に延びるように形成する一方,前記絶縁基板のうちその長方形の長手方向の両端における短辺側面の各々に,半田付け用の端子電極を,当該端子電極が前記抵抗膜の両端に対して前記絶縁基板の上面に形成した上面電極を介して電気的に接続するように形成して,この両端子電極においてプリント回路基板等に対して半田付け実装するという構成にしていることは周知の通りである。   In general, in a chip resistor, a resistive film is formed on the upper surface of an insulating substrate configured in a rectangular shape in plan view so as to extend in the longitudinal direction of the rectangle. A terminal electrode for soldering is formed on each of the short side surfaces so that the terminal electrode is electrically connected to both ends of the resistance film via an upper surface electrode formed on the upper surface of the insulating substrate. As is well known, the two terminal electrodes are configured to be soldered to a printed circuit board or the like.

この周知構成のチップ抵抗器において,前記抵抗膜の発熱による前記絶縁基板における熱膨張・収縮は,その長方形の長手方向において大きいのにかかわらず,前記長方形の長手方向の両端における短辺側面に端子電極を設けて,この両端子電極にて半田付け実装するように構成していることにより,この両端子電極による半田付け箇所に,前記大きい熱膨張・収縮による熱応力が,繰り返して作用することに加えて,半田付けの面積が狭いから,この半田付け部分に半田付け外れが発生するおそれが大きいという問題があった。   In this well-known chip resistor, the thermal expansion / contraction in the insulating substrate due to the heat generation of the resistive film is large in the longitudinal direction of the rectangle, but the terminals on the short side surfaces at both ends in the longitudinal direction of the rectangle. By providing electrodes and soldering mounting with both terminal electrodes, the thermal stress due to the large thermal expansion / contraction repeatedly acts on the soldered portions with both terminal electrodes. In addition, since the soldering area is small, there has been a problem that there is a high possibility that the soldering will be removed at this soldering portion.

そこで,先行技術としての特許文献1は,前記したように平面視で長方形に構成した絶縁基板の上面に,抵抗膜を,幅広にして,前記長方形の長手方向と直角方向に延びるように形成する一方,前記絶縁基板のうち,その長方形の長手方向と直角方向の両端における長辺側面に,前記抵抗膜の両端に対する半田付け用の端子電極を,当該長辺側面の略全長にわたって延びるように形成してチップ抵抗器を提案している。   Therefore, in Patent Document 1 as the prior art, as described above, the resistive film is formed on the upper surface of the insulating substrate configured to be rectangular in plan view so as to extend in a direction perpendicular to the longitudinal direction of the rectangle. On the other hand, terminal electrodes for soldering to both ends of the resistance film are formed so as to extend over substantially the entire length of the long side surface on the long side surfaces at both ends of the insulating substrate in the direction perpendicular to the longitudinal direction of the rectangle. A chip resistor is proposed.

この先行技術における構成によると,前記絶縁基板におけるその長方形の長手方向と直角方向についての熱膨張・収縮は,その長方形の長手方向についての熱膨張・収縮より小さいことに加えて,前記端子電極による半田付けの面積が,当該端子電極を長辺側面に形成することによって大幅に増大するから,前記半田付け部分に半田付け外れが発生するおそれを確実に低減することができる。
特開平11−111505号公報
According to this prior art configuration, the thermal expansion / contraction of the insulating substrate in the direction perpendicular to the longitudinal direction of the rectangle is smaller than the thermal expansion / contraction in the longitudinal direction of the rectangle. Since the soldering area is greatly increased by forming the terminal electrode on the side surface of the long side, it is possible to reliably reduce the possibility that the soldering will be detached from the soldered portion.
JP-A-11-111505

しかし,その反面,前記先行技術においては,幅広の抵抗膜が延びる方向は,長方形における長手方向と直角方向であることにより,この抵抗膜において電流が流れる経路の長さは,当該抵抗膜が長方形における長手方向に延びている場合よりも短いから,抵抗膜における耐サージ特性が低く,換言すると,耐サージ特性の向上を図ることができないという問題があった。   However, in the above prior art, the direction in which the wide resistive film extends is perpendicular to the longitudinal direction of the rectangle, so that the length of the path through which current flows in the resistive film is rectangular. This is shorter than the case of extending in the longitudinal direction of the film, so that the surge resistance of the resistive film is low. In other words, the surge resistance cannot be improved.

また,前記先行技術においては,抵抗膜に対してその幅方向に延びるトリミング溝を刻設することによって,当該抵抗膜における抵抗値を所定にするように調節する場合に,前記トリミング溝を,抵抗膜における幅広の方向に長くして刻設するか,トリミング溝の本数を多くしなければならず,これに長い時間が必要になるから,これだけ前記トリミング溝を刻設することに要するコストのアップを招来することも問題であった。   Further, in the prior art, when the trimming groove extending in the width direction is formed in the resistance film so that the resistance value in the resistance film is adjusted to a predetermined value, the trimming groove The length of the film in the wide direction must be engraved or the number of trimming grooves must be increased, and this requires a long time. This increases the cost required for engraving the trimming grooves. It was also a problem to invite.

本発明は,これらの問題を解消したチップ抵抗器と,その製造方法とを提供することを技術的課題とするものである。   An object of the present invention is to provide a chip resistor that solves these problems and a method of manufacturing the same.

この技術的課題を達成するため本発明におけるチップ抵抗器は,請求項1に記載したように,
「平面視で長方形にした絶縁基板と,この絶縁基板の上面にその長方形の長手方向に延びるように形成した抵抗膜と,前記絶縁基板の上面に形成した一対の上面電極と,前記絶縁基板において互いに平行な二つの側面の各々に前記上面電極に電気的に接続するように形成した一対の端子電極とから成るチップ抵抗器において,
前記各上面電極のうち一方の上面電極が,前記絶縁基板の長方形における二つの長辺側面のうち一方の長辺側面に隣接してこの一方の長辺側面に沿って延びる第1部分と,前記絶縁基板の長方形における二つの短辺側面のうち一方の短辺側面に隣接してこの一方の短辺側面に沿って延びる第2部分とから成るように平面視でL字状に形成され,前記各上面電極のうち他方の上面電極が,前記絶縁基板の長方形における二つの長辺側面のうち他方の長辺側面に隣接してこの他方の長辺側面に沿って延びる第1部分と,前記絶縁基板の長方形における二つの短辺側面のうち他方の短辺側面に隣接してこの他方の短辺側面に沿って延びる第2部分とから成るように平面視でL字状に形成されている一方,前記抵抗膜の両端が,前記一方の上面電極における第2部分と前記他方の上面電極における第2部分とに電気的に接続され,更に,前記各端子電極のうち一方の端子電極が,前記絶縁基板における一方の長手側面に,前記一方の上面電極における第1部分に電気的に接続するように形成され,前記各端子電極のうち他方の端子電極が,前記絶縁基板における他方の長手側面に,前記他方の上面電極における第1部分に電気的に接続するように形成されている。」
ことを特徴としている。
In order to achieve this technical problem, a chip resistor according to the present invention is as described in claim 1.
“Insulating substrate having a rectangular shape in plan view, a resistance film formed on the upper surface of the insulating substrate so as to extend in the longitudinal direction of the rectangle, a pair of upper surface electrodes formed on the upper surface of the insulating substrate, In a chip resistor comprising a pair of terminal electrodes formed so as to be electrically connected to the upper surface electrode on each of two side surfaces parallel to each other,
A first portion of each of the upper surface electrodes, the first portion extending along one of the long side surfaces adjacent to one of the two long side surfaces of the rectangle of the insulating substrate; The rectangular shape of the insulating substrate is formed in an L shape in plan view so as to comprise a second portion extending along one short side surface adjacent to one short side surface of the two short side surfaces, The first upper electrode of each of the upper surface electrodes is adjacent to the other long side surface of the two long side surfaces of the rectangle of the insulating substrate and extends along the other long side surface; One of the two short side surfaces in the rectangle of the substrate is formed in an L shape in plan view so as to be composed of a second portion extending along the other short side surface adjacent to the other short side surface. , Both ends of the resistive film are connected to the one upper surface electrode. And the second portion of the other upper surface electrode is electrically connected to the second portion, and one terminal electrode of the terminal electrodes is disposed on one longitudinal side surface of the insulating substrate on the one upper surface. It is formed so as to be electrically connected to the first portion of the electrode, and the other terminal electrode of the terminal electrodes is electrically connected to the other longitudinal side surface of the insulating substrate and to the first portion of the other upper surface electrode. It is formed so as to connect to. "
It is characterized by that.

本発明におけるチップ抵抗器は,請求項2に記載したように,
「前記請求項1の記載において,前記抵抗膜のうち前記一方の上面電極における第2部分に接続される一端と前記他方の上面電極における第2部分に接続される他端との間の部分が,つづら折りに形成されている。」
ことを特徴としている。
The chip resistor according to the present invention is as described in claim 2,
“In the first aspect of the present invention, a portion between one end of the resistive film connected to the second portion of the one upper surface electrode and the other end connected to the second portion of the other upper surface electrode is , It is formed in a zigzag fold. "
It is characterized by that.

本発明におけるチップ抵抗器は,請求項3に記載したように,
「前記請求項2の記載において,前記抵抗膜のうち前記一方の上面電極における第2部分に接続される一端及び前記他方の上面電極における第2部分に接続される他端の各々が,細幅部に形成されている。」
ことを特徴としている。
The chip resistor according to the present invention is as described in claim 3,
“In the second aspect of the present invention, each of the one end connected to the second portion of the one upper surface electrode and the other end connected to the second portion of the other upper surface electrode of the resistance film has a narrow width. Is formed in the part. "
It is characterized by that.

本発明におけるチップ抵抗器は,請求項4に記載したように,
「前記請求項3の記載において,前記抵抗膜の一端及び他端における細幅部に,前記各上面電極における第2部分と同じ方向に延びてこれと重なり接続するようにした延長部を一体に備えている。」
ことを特徴としている。
The chip resistor according to the present invention is as described in claim 4,
“In the third aspect of the present invention, the narrow portion at one end and the other end of the resistance film is integrally formed with an extension portion that extends in the same direction as the second portion of each upper surface electrode and is overlapped with the second portion. I have. "
It is characterized by that.

本発明におけるチップ抵抗器は,請求項5に記載したように,
「前記請求項1〜4のいずれかの記載において,前記各上面電極のうちいずれか一方又は両方の第1部分における前記長辺側面に沿った長さ寸法が,前記長辺側面における長さ寸法より短くされ,この短くした部分に,前記抵抗膜に対するトリミング溝が設けられている。」
ことを特徴としている。
The chip resistor according to the present invention is as described in claim 5,
“In any one of claims 1 to 4, the length dimension along the long side surface in the first part of either one or both of the upper surface electrodes is the length dimension on the long side surface. The trimming groove for the resistance film is provided in the shortened portion. "
It is characterized by that.

次に,本発明における製造方法は,請求項6に記載したように,
「平面視で長方形にした絶縁基板の上面に抵抗膜をその長方形の長手方向に延びるように形成する工程と,前記絶縁基板の上面に一対の上面電極を形成する工程と,前記絶縁基板において互いに平行な二つの側面の各々に端子電極を形成する工程とを備えて成るチップ抵抗器の製造方法において,
前記各上面電極を形成する工程が,当該各上面電極のうち一方の上面電極を,前記絶縁基板の長方形における二つの長辺側面のうち一方の長辺側面に隣接してこの一方の長辺側面に沿って延びる第1部分と,前記絶縁基板の長方形における二つの短辺側面のうち一方の短辺側面に隣接してこの一方の短辺側面に沿って延びる第2部分とから成るように平面視でL字状にして形成し,当該各上面電極のうち他方の上面電極を,前記絶縁基板の長方形における二つの長辺側面のうち他方の長辺側面に隣接してこの他方の長辺側面に沿って延びる第1部分と,前記絶縁基板の長方形における二つの短辺側面のうち他方の短辺側面に隣接してこの他方の短辺側面に沿って延びる第2部分とから成るように平面視でL字状にして形成する工程であり,
前記抵抗膜を形成する工程が,その両端を前記各上面電極における第2部分に対して電気的に接続するように形成する工程であり,
前記各端子電極を形成する工程が,当該各端子電極のうち一方の端子電極を前記一方の上面電極における第1部分に,他方の端子電極の前記他方の上面電極における第1部分に電気的に接続するように形成する工程である。」
ことを特徴としている。
Next, the manufacturing method according to the present invention is as described in claim 6.
“A step of forming a resistive film on the upper surface of an insulating substrate that is rectangular in plan view, extending a longitudinal direction of the rectangle; a step of forming a pair of upper surface electrodes on the upper surface of the insulating substrate; Forming a terminal electrode on each of two parallel side surfaces, and a method of manufacturing a chip resistor,
The step of forming each upper surface electrode includes the step of forming one upper surface electrode of each of the upper surface electrodes adjacent to one long side surface of the two long side surfaces of the rectangle of the insulating substrate. And a second portion extending along one short side surface adjacent to one short side surface of the two short side surfaces in the rectangle of the insulating substrate. The other upper side electrode is formed adjacent to the other long side surface of the two long side surfaces in the rectangle of the insulating substrate. And a second portion extending along the other short side surface adjacent to the other short side surface of the two short side surfaces of the rectangle of the insulating substrate. It is a process of forming an L shape visually.
The step of forming the resistive film is a step of forming both ends of the resistive film so as to be electrically connected to the second portion of each upper surface electrode;
The step of forming each terminal electrode includes electrically connecting one of the terminal electrodes to the first portion of the one upper surface electrode and the first portion of the other upper electrode of the other terminal electrode. It is a process of forming so as to be connected. "
It is characterized by that.

また,本発明における製造方法は,請求項7に記載したように,
「前記請求項6の記載において,前記各上面電極を形成する工程が,当該各上面電極のうちいずれか一方又は両方の第1部分における前記長辺側面に沿った長さ寸法を,前記長辺側面における長さ寸法より短くして形成する工程であり,
前記各端子電極を形成する工程の前に,前記抵抗膜のうち平面視においてその外側に前記第1部分がない部分にトリミング溝を刻設する工程を備えている。」
ことを特徴としている。
Moreover, the manufacturing method in the present invention is as described in claim 7,
“The step of forming each upper surface electrode according to claim 6, wherein the step of forming each upper surface electrode has a length dimension along the long side surface in the first portion of either one or both of the upper surface electrodes, It is a process that is formed shorter than the length on the side.
Before the step of forming each terminal electrode, a step of forming a trimming groove in a portion of the resistive film where the first portion is not present outside in a plan view is provided. "
It is characterized by that.

前記請求項1に記載した構成にすることで,プリント回路基板等に対する実装に際しての半田付けを,長方形にした絶縁基板のうち二つの長辺側面に形成した端子電極において行うことにより,半田付けの面積は増大できるとともに,熱膨張・収縮によって前記半田付け部に作用する熱ストレスが低減できるから,前記半田付け部分に半田付け外れが発生するおそれを確実に低減することができる。   With the configuration described in claim 1, soldering when mounting on a printed circuit board or the like is performed on the terminal electrodes formed on the two long side surfaces of the rectangular insulating substrate. The area can be increased, and the thermal stress acting on the soldering portion due to thermal expansion / contraction can be reduced, so that it is possible to reliably reduce the possibility that the soldering will be detached from the soldering portion.

その一方で,抵抗膜は,絶縁基板における長方形の長手方向に延びるように形成されていることにより,この抵抗膜における電流経路の長さを,当該抵抗膜を長方形の長手方向と直角の方向に延びるように形成する場合よりも増大できるから,耐サージ特性を向上することができ,しかも,前記抵抗膜における電流経路が長い分だけ,この抵抗膜に刻設するトリミング溝の長さを短く,トリミング溝の本数を少なくできるから,トリミング溝を刻設することに要するコストを低減できる。   On the other hand, the resistance film is formed so as to extend in the longitudinal direction of the rectangle in the insulating substrate, so that the length of the current path in the resistance film is set in a direction perpendicular to the longitudinal direction of the rectangle. Since it can be increased as compared with the case where it is formed to extend, the surge resistance can be improved, and the length of the trimming groove formed in the resistance film is shortened by the length of the current path in the resistance film, Since the number of trimming grooves can be reduced, the cost required to cut the trimming grooves can be reduced.

また,請求項2に記載したように抵抗膜をつづら折り状に構成にすることで,抵抗膜における電流経路を著しく長くすることができるから,耐サージ特性を大幅に向上できるのであり,特に,抵抗膜をつづら折り状に構成する場合には,その両端を前記請求項3に記載したように細幅部にすることにより,その電流経路がより長くなるから,耐サージ特性の更なる向上を図ることができる。   In addition, since the current path in the resistance film can be remarkably increased by forming the resistance film in a zigzag shape as described in claim 2, surge resistance can be greatly improved. In the case where the film is formed in a zigzag shape, the current path becomes longer by making the both ends narrower as described in claim 3, so that the surge resistance can be further improved. Can do.

ところで,前記抵抗膜を,前記したように,両端に細幅部を有するつづら折り状に構成する場合,この抵抗膜及び両上面電極は,コストの低減等を図ることのために,絶縁基板の上面に対するスクリーン印刷にて形成されるものであり,この抵抗膜及び両上面電極の両方をスクリーン印刷にて形成するに際しては,その相互間に印刷ずれが存在するから,前記抵抗膜の両端における細幅部と,両上面電極における第2部分との間における重なり接続面積が,前記印刷ずれのうち抵抗膜の長手方向への印刷ずれのために減少するおそれが大きくなり,抵抗膜から上面電極を介しての放熱性が低下することになるから,チップ抵抗器における過負荷特性(STOL評価)が悪化する。   By the way, when the resistance film is formed in a zigzag shape having narrow portions at both ends as described above, the resistance film and both upper surface electrodes are provided on the upper surface of the insulating substrate in order to reduce costs. When both the resistance film and both upper surface electrodes are formed by screen printing, there is a printing misalignment between them. The overlapping connection area between the second portion of the upper surface electrode and the upper surface electrode is likely to decrease due to the printing displacement in the longitudinal direction of the resistance film among the printing displacement, and the resistance film passes through the upper surface electrode. Therefore, the overload characteristic (STOL evaluation) of the chip resistor is deteriorated.

これに対しては,請求項4に記載した構成にすることを提案するものであり,この構成することにより,前記抵抗膜の両端における細幅部と,両上面電極における第2部分との間における重なり接続面積を,抵抗膜の長手方向への印刷ずれにかかわらず,前記細幅部の延長部を一体に設けた分だけ増大することができ,ひいては,抵抗膜から上面電極を介しての放熱性を促進できるから,チップ抵抗器における過負荷特性を確実に向上することができる。   For this, it is proposed that the configuration described in claim 4 be adopted, and by this configuration, the narrow portion at both ends of the resistance film and the second portion at both upper surface electrodes are provided. Can be increased by the integral extension of the narrow width portion regardless of printing displacement in the longitudinal direction of the resistive film. Since heat dissipation can be promoted, the overload characteristics of the chip resistor can be improved reliably.

特に,請求項5に記載した構成にすることにより,前記抵抗膜の一部に,抵抗値調整用等のトリミング溝を刻設する場合に,前記各上面電極のうち第1部分が前記トリミング溝の刻設に邪魔にならず,換言すると,前記トリミング溝を,前記上面電極のうち第1部分を横断することなく,抵抗膜に対して刻設することができるから,トリミング溝を刻設することが低コストできる利点がある。   In particular, when the trimming groove for adjusting the resistance value is engraved in a part of the resistance film, the first portion of each upper surface electrode is the trimming groove. In other words, the trimming groove can be engraved in the resistance film without traversing the first portion of the upper surface electrode, so that the trimming groove is engraved. There is an advantage that the cost can be reduced.

また,本発明の製造方法によると,前記した機能を有するチップ抵抗器を低コストで製造することができる。   Further, according to the manufacturing method of the present invention, a chip resistor having the above-described function can be manufactured at a low cost.

以下,本発明の実施の形態を図面について説明する。   Embodiments of the present invention will be described below with reference to the drawings.

図1〜図3は,本発明における第1の実施の形態によるチップ抵抗器を示す。   1 to 3 show a chip resistor according to a first embodiment of the present invention.

この第1の実施の形態によるチップ抵抗器1は,少なくとも,セラミック等の耐熱絶縁体にて平面視で長辺がLで短辺がWの長方形のチップ型に構成した絶縁基板2と,この絶縁基板2の上面のうちその長方形の長手方向の左右両側にスクリーン印刷にて形成した一対の上面電極3,4と,前記絶縁基板2の上面のうち前記両上面電極3,4の間の部分にその長方形の長手方向に延びるようにスクリーン印刷にて形成した抵抗膜5と,前記絶縁基板2の長方形における二つの長辺側面2a,2bに当該長辺側面2a,2bの全長にわたって延びるように形成した半田付け用の端子電極6,7と,前記絶縁基板2における下面のうち前記二つの長辺側面2a,2bの隣接する部分にこの二つの長辺側面2a,2bに沿って延びるようにスクリーン印刷にて形成した一対の下面電極8,9と,前記絶縁基板2の上面に前記抵抗膜5の全体を覆うようにスクリーン印刷にて形成したガラス又は合成樹脂によるカバーコート10とによって構成されている。   The chip resistor 1 according to the first embodiment includes at least an insulating substrate 2 configured as a rectangular chip type having a long side L and a short side W in a plan view with a heat-resistant insulator such as ceramic. A portion of the upper surface of the insulating substrate 2 between the pair of upper surface electrodes 3 and 4 formed by screen printing on both the left and right sides in the longitudinal direction of the rectangle and the upper surface of the insulating substrate 2 between the upper surface electrodes 3 and 4. Further, the resistive film 5 formed by screen printing so as to extend in the longitudinal direction of the rectangle and the two long side surfaces 2a and 2b in the rectangle of the insulating substrate 2 extend over the entire length of the long side surfaces 2a and 2b. The soldering terminal electrodes 6 and 7 and the lower surface of the insulating substrate 2 are adjacent to the two long side surfaces 2a and 2b so as to extend along the two long side surfaces 2a and 2b. Scree A pair of lower surface electrodes 8 and 9 formed by printing and a cover coat 10 made of glass or synthetic resin formed by screen printing so as to cover the entire resistance film 5 on the upper surface of the insulating substrate 2. Yes.

前記各上面電極3,4のうち一方の上面電極3は,前記絶縁基板2の長方形における二つの長辺側面2a,2bのうち一方の長辺側面2aに隣接してこの一方の長辺側面2aに沿って延びる第1部分3aと,前記絶縁基板2の長方形における二つの短辺側面2c,2dのうち一方の短辺側面2cに隣接してこの一方の短辺側面2cに沿って延びる第2部分3bとから成るように平面視でL字状に形成されている。   One upper electrode 3 of the upper electrodes 3 and 4 is adjacent to one long side surface 2a of the two long side surfaces 2a and 2b in the rectangle of the insulating substrate 2, and this one long side surface 2a. A second portion extending along one short side surface 2c adjacent to one short side surface 2c out of the two short side surfaces 2c, 2d of the rectangle of the insulating substrate 2; The portion 3b is formed in an L shape in plan view.

前記各上面電極3,4のうち他方の上面電極4は,前記絶縁基板2の長方形における二つの長辺側面2a,2bのうち他方の長辺側面2bに隣接してこの一方の長辺側面2bに沿って延びる第1部分4aと,前記絶縁基板2の長方形における二つの短辺側面2c,2dのうち他方の短辺側面2dに隣接してこの他方の短辺側面2dに沿って延びる第2部分4bとから成るように平面視でL字状に形成されている。   The other upper surface electrode 4 of the upper surface electrodes 3 and 4 is adjacent to the other long side surface 2b of the two long side surfaces 2a and 2b in the rectangle of the insulating substrate 2, and this one long side surface 2b. And a second portion extending along the other short side surface 2d adjacent to the other short side surface 2d of the two short side surfaces 2c, 2d of the rectangle of the insulating substrate 2. The portion 4b is formed in an L shape in plan view.

この場合において,前記各上面電極3,4における第1部分3a,4aにおける前記長辺側面2a,2bに沿った長さ寸法L1は,前記長辺側面2a,2bにおける長さ寸法Lより短くされている。   In this case, the length dimension L1 along the long side surfaces 2a and 2b in the first portions 3a and 4a of the upper surface electrodes 3 and 4 is made shorter than the length dimension L on the long side surfaces 2a and 2b. ing.

前記抵抗膜5は,その両端に前記各上面電極3,4における第2部分3b,4bに対して重なり接続する細幅部5a,5bを一体に備え,この両細幅部5a,5bの間の部分は,スクリーン印刷のときに左右両側から交互に形成した複数本の入り込み溝5c,及び前記抵抗膜5のうち平面視においてその外側に前記各上面電極3,4における第1部分3a,4aがない部分に刻設したトリミング溝5dにてつづら折り状に形成されている。   The resistance film 5 is integrally provided with narrow width portions 5a and 5b that are overlapped and connected to the second portions 3b and 4b of the upper surface electrodes 3 and 4 at both ends, and between the narrow width portions 5a and 5b. Of the plurality of intrusion grooves 5c formed alternately from the left and right sides during screen printing, and the resistance film 5, the first portions 3a, 4a of the upper surface electrodes 3, 4 on the outer side in plan view. A trimming groove 5d carved in a portion having no gap is formed in a folded shape.

また,前記両端子電極6,7のうち一方の端子電極6は,前記各上面電極3,4のうち一方の上面電極3における第1部分3aと,前記各下面電極8,9のうち一方の下面電極8との両方に一部が重なり接続するように形成され,他方の端子電極7は,前記各上面電極3,4のうち他方の上面電極4における第1部分4aと,前記各下面電極8,9のうち他方の下面電極9との両方に一部が重なり接続するように形成されている。   One terminal electrode 6 of the both terminal electrodes 6, 7 is a first portion 3 a of one upper surface electrode 3 of the upper surface electrodes 3, 4 and one of the lower surface electrodes 8, 9. The other terminal electrode 7 is formed so as to partially overlap and connect to both the lower surface electrode 8, and the other terminal electrode 7 includes the first portion 4 a of the upper surface electrode 4 of the upper surface electrodes 3, 4, and the respective lower surface electrodes. 8 and 9 are formed so as to partially overlap and connect to both of the other lower surface electrode 9.

なお,図示していないが,前記各上面電極3,4のうちカバーコート10に被覆されていない部分の表面,前記各端子電極6,7の表面,及び前記各下面電極8,9の表面には,半田等のように半田接合性に優れた金属によるメッキ層が形成されている。   Although not shown, on the surface of each of the upper surface electrodes 3, 4 not covered with the cover coat 10, the surfaces of the terminal electrodes 6, 7, and the surfaces of the lower surface electrodes 8, 9. Has a plating layer made of a metal having excellent solder bonding properties such as solder.

この構成のチップ抵抗器1は,プリント回路基板等に対する半田付けを,長方形にした絶縁基板2のうち二つの長辺側面2a,2bに形成した端子電極6,7において行うことにより,半田付けの面積を増大することができるとともに,熱膨張・収縮によって前記半田付け部に作用する熱ストレスが低減できる。   The chip resistor 1 having this configuration is soldered by performing soldering to a printed circuit board or the like on the terminal electrodes 6 and 7 formed on the two long side surfaces 2a and 2b of the rectangular insulating substrate 2. The area can be increased, and the thermal stress acting on the soldering portion due to thermal expansion / contraction can be reduced.

その一方で,抵抗膜5は,絶縁基板2における長方形の長手方向にその全長にわたって延びるように形成されていることにより,この抵抗膜5における電流経路の長さを,当該抵抗膜5を長方形の長手方向と直角の方向に延びように形成する場合よりも増大することができる。   On the other hand, the resistance film 5 is formed so as to extend over the entire length in the longitudinal direction of the rectangle in the insulating substrate 2, so that the length of the current path in the resistance film 5 is set to be rectangular. This can be increased as compared with the case where it is formed so as to extend in a direction perpendicular to the longitudinal direction.

この場合において,前記抵抗膜5を,前記したように,当該抵抗膜をスクリーン印刷にて形成するとき同時に入り込み溝5cを設けることに加えて,トリミング溝5dを刻設することによって,つづら折り状に構成することにより,その電流経路の長さを大幅に長くすることができる。   In this case, as described above, when the resistance film is formed by screen printing as described above, in addition to providing the entering groove 5c at the same time, the trimming groove 5d is engraved, thereby forming a zigzag folded shape. By configuring, the length of the current path can be greatly increased.

特に,この電流経路の長さは,抵抗膜5を前記したようにつづら折り状にすることに加えて,この両端に細幅部5a,5bを一体に設けて,この両細幅部5a,5bを,前記各上面電極3,4における第2部分3b,4bに対して重なり接続するという構成にすることにより,より長くすることができる。   In particular, the length of the current path is such that the narrow width portions 5a and 5b are integrally provided at both ends in addition to the resistance film 5 being folded as described above. Can be made longer by adopting a configuration in which the second upper portions 3b and 4b of the upper surface electrodes 3 and 4 are connected in an overlapping manner.

次に,図4は,第2の実施の形態によるチップ抵抗器1′を示す。   Next, FIG. 4 shows a chip resistor 1 'according to the second embodiment.

このチップ抵抗器1′は,前記抵抗膜5の両端における細幅部5a,5bに,前記各上面電極における第2部分と同じ方向に延びてこれと重なり接続するようにした延長部5a′,5b′を一体に設けたものであり,その他の構成は,前記第1の実施の形態と同様である。   This chip resistor 1 'has extended portions 5a', 5a, 5b extending in the same direction as the second portion of each upper surface electrode and overlappingly connected to the narrow portions 5a, 5b at both ends of the resistive film 5. 5b 'is provided integrally, and the other configuration is the same as that of the first embodiment.

前記両上面電極3,4及び抵抗膜5の各々を別々にスクリーン印刷にて形成するときにその両者の相互間に,印刷ずれが存在する。   When each of the upper surface electrodes 3 and 4 and the resistance film 5 are separately formed by screen printing, there is a printing misalignment between them.

この場合において,前記第1の実施の形態のように,つづら折り状にした抵抗膜5の両端に細幅部5a,5bを一体に設けて,この両細幅部5a,5bを,前記各上面電極3,4における第2部分3b,4bに対して重なり接続するという構成であると,前記印刷ずれのうち前記抵抗膜5における長手方向への印刷ずれによって,前記抵抗膜5の両端における細幅部5a,5bの両上面電極3,4における第2部分3a,4aに対する重なり接続面積が減少することになるから,抵抗膜5から上面電極3,4を介しての放熱性が低下することになる。   In this case, as in the first embodiment, the narrow portions 5a and 5b are integrally provided at both ends of the resistance film 5 which is folded in a zigzag manner, and both the narrow portions 5a and 5b are connected to the upper surfaces. If the electrodes 3 and 4 are configured to overlap and connect to the second portions 3b and 4b, a narrow width at both ends of the resistive film 5 due to a printing shift in the longitudinal direction of the resistive film 5 among the printing shifts. Since the overlapping connection area with respect to the second portions 3a and 4a in both the upper surface electrodes 3 and 4 of the portions 5a and 5b is reduced, the heat dissipation from the resistance film 5 through the upper surface electrodes 3 and 4 is reduced. Become.

これに対して,前記第2の実施の形態のように,前記抵抗膜5の両端における細幅部5a,5bに,前記各上面電極における第2部分と同じ方向に延びてこれと重なり接続するようにした延長部5a′,5b′を一体に設けた場合には,前記抵抗膜5の両端における細幅部5a,5bの両上面電極3,4における第2部分3a,4aに対する重なり接続面積を,抵抗膜5の長手方向への印刷ずれにかかわらず,前記細幅部5a,5bに延長部5a′,5b′を一体に設けた分だけ増大することができるから,抵抗膜5から上面電極3,4を介しての放熱性を確保することができる。   On the other hand, as in the second embodiment, the narrow portions 5a and 5b at both ends of the resistance film 5 extend in the same direction as the second portion of the upper surface electrodes and overlap with the second portions. When the extended portions 5a 'and 5b' are integrally provided, the overlapping connection areas for the second portions 3a and 4a of the upper surface electrodes 3 and 4 of the narrow width portions 5a and 5b at both ends of the resistance film 5 are provided. Can be increased by the extension portions 5a 'and 5b' provided integrally with the narrow width portions 5a and 5b regardless of the printing deviation in the longitudinal direction of the resistance film 5. The heat dissipation through the electrodes 3 and 4 can be ensured.

前記した構成のチップ抵抗器1,1′の製造に際しては,以下に述べる方法を採用することが好ましい。   In manufacturing the chip resistors 1 and 1 'having the above-described configuration, it is preferable to employ the method described below.

この製造方法は,先ず,図5に示すように,長方形のチップ型にした絶縁基板2の上面に,L状にした一対の上面電極3,4を,材料ペーストのスクリーン印刷及び焼成にて形成する工程と,図6に示すように,前記絶縁基板2の下面に,その両長辺側面2a,2bに沿って延びる一対の下面電極8,9を,材料ペーストのスクリーン印刷及び焼成にて形成する工程と,図7に示すように,前記絶縁基板2における上面のうち前記両上面電極3,4の間の部分に,入り込み溝5cを有する抵抗膜5を,その両端を一体に設けた細幅部5a,5b又は延長部5a′,5b′が前記両上面電極3,4における第2部分3b,4bに対して重なり接続するように,材料ペーストのスクリーン印刷及び焼成にて形成する工程とを備えている。   In this manufacturing method, first, as shown in FIG. 5, a pair of L-shaped upper surface electrodes 3 and 4 are formed on the upper surface of a rectangular chip-shaped insulating substrate 2 by screen printing and baking of a material paste. And a pair of lower surface electrodes 8, 9 extending along the long side surfaces 2a, 2b on the lower surface of the insulating substrate 2 by screen printing and baking of a material paste, as shown in FIG. As shown in FIG. 7, in the upper surface of the insulating substrate 2, between the upper surface electrodes 3 and 4, a resistive film 5 having an entrance groove 5c is formed on a thin film having both ends integrated. A step of forming the width portions 5a and 5b or the extension portions 5a 'and 5b' by screen printing and baking of a material paste so that the second portions 3b and 4b of the upper surface electrodes 3 and 4 are overlapped and connected. It has.

これら三つの各工程は,前記下面電極8,9を形成する工程に次いで前記上面電極を形成する工程を行い,次いで前記抵抗膜5を形成する工程を行うようにするか,或いは,前記下面電極8,9を形成する工程に次いで前記前記抵抗膜5を形成する工程を行い,次いで,前記上面電極3,4を,その第2部分3b,4bを抵抗膜5における細幅部5a,5b又は延長部5a′,5b′に対して重なり接続するように形成する等のように,適宜入れ換えることができる。   In each of these three steps, the step of forming the upper surface electrode after the step of forming the lower surface electrodes 8, 9 is performed, and then the step of forming the resistance film 5 is performed. Next, the step of forming the resistance film 5 is performed after the step of forming 8, 9 and then the upper surface electrodes 3 and 4 and the second portions 3b and 4b of the narrow portions 5a and 5b in the resistance film 5 or The extension portions 5 a ′ and 5 b ′ can be appropriately replaced, for example, formed so as to be overlapped with each other.

本発明の製造方法は,次に,前記抵抗膜5に,当該抵抗膜5における抵抗値をその両端に接続の両上面電極3,4に通電用プローブを接触して測定しながら,図8に示すように,トリミング溝5dを刻設することにより,その抵抗値が所定値になるように調整する工程を備えている。   In the manufacturing method of the present invention, next, the resistance value of the resistance film 5 is measured on the resistance film 5 by contacting the upper surface electrodes 3 and 4 connected to both ends thereof with an energizing probe as shown in FIG. As shown, the trimming groove 5d is engraved to adjust the resistance value to a predetermined value.

この抵抗膜5に対するトリミング溝5dの刻設は,平面視において,当該抵抗膜5の外側で前記上面電極3,4における第1部分3a,4aが存在しない部分において行うことにより,前記各上面電極3,4のうち第1部分3a,4aが前記トリミング溝5bの刻設に邪魔になることを回避できる。   The cutting of the trimming groove 5d to the resistance film 5 is performed in a portion of the upper surface electrodes 3 and 4 where the first portions 3a and 4a are not present outside the resistance film 5 in a plan view. It can be avoided that the first portions 3a and 4a out of 3 and 4 obstruct the trimming groove 5b.

本発明の製造方法は,次に,図9に示すように,前記絶縁基板2の上面に前記抵抗膜5を覆うカバーコート10を,材料ペーストのスクリーン印刷及び焼成にて形成する工程と,図10に示すように,前記絶縁基板2における両長辺側面2a,2bに端子電極6,7を,材料ペーストの塗布及び焼成にて前記各上面電極3,4における第1部分3a,4aと前記各下面電極8,9との両方に一部が重なり接続するように形成する工程と,前記上面電極3,4,前記端子電極6,7及び前記下面電極8,9の表面にバレルメッキ処理等にて金属メッキ層を形成する工程とを備えている。   In the manufacturing method of the present invention, next, as shown in FIG. 9, a cover coat 10 covering the resistance film 5 is formed on the upper surface of the insulating substrate 2 by screen printing and baking of a material paste, 10, terminal electrodes 6 and 7 are provided on both long side surfaces 2 a and 2 b of the insulating substrate 2, and the first portions 3 a and 4 a of the upper surface electrodes 3 and 4 and the first parts 3 and 4 are formed by applying and baking a material paste. A step of forming a part of both of the lower surface electrodes 8 and 9 so as to be overlapped with each other, a barrel plating treatment on the surfaces of the upper surface electrodes 3, 4, the terminal electrodes 6, 7 and the lower surface electrodes 8, 9, etc. And a step of forming a metal plating layer.

これらの各工程を経ることにより,前記した構成のチップ抵抗器1,1′を低コストで製造することができる。   Through these steps, the chip resistors 1 and 1 'having the above-described configuration can be manufactured at a low cost.

第1の実施の形態によるチップ抵抗器を示す平面図である。It is a top view which shows the chip resistor by 1st Embodiment. 図1のII−II視断面図である。It is the II-II sectional view taken on the line of FIG. 図1のIII −III 視断面図である。FIG. 3 is a sectional view taken along line III-III in FIG. 1. 第2の実施の形態によるチップ抵抗器を示す平面図である。It is a top view which shows the chip resistor by 2nd Embodiment. 第1の製造工程を示す斜視図である。It is a perspective view which shows a 1st manufacturing process. 第2の製造工程を示す斜視図である。It is a perspective view which shows a 2nd manufacturing process. 第3の製造工程を示す斜視図である。It is a perspective view which shows a 3rd manufacturing process. 第4の製造工程を示す斜視図である。It is a perspective view which shows a 4th manufacturing process. 第5の製造工程を示す斜視図である。It is a perspective view which shows a 5th manufacturing process. 第6の製造工程を示す斜視図である。It is a perspective view which shows a 6th manufacturing process.

符号の説明Explanation of symbols

1,1′ チップ抵抗器
2 絶縁基板
2a,2b 絶縁基板の長辺側面
2c,2d 絶縁基板の短辺側面
3,4 上面電極
3a,4a 上面電極の第1部分
3b,4b 上面電極の第2部分
5 抵抗膜
5a,5b 抵抗膜の細幅部
5c 入り込み溝
5d トリミング溝
6,7 端子電極
8,9 下面電極
10 カバーコート
1, 1 'chip resistor 2 insulating substrate 2a, 2b long side surface 2c, 2d short side surface of insulating substrate 3, 4 upper surface electrode 3a, 4a first portion of upper surface electrode 3b, 4b second of upper surface electrode Part 5 Resistive film 5a, 5b Narrow width part of resistive film 5c Intrusion groove 5d Trimming groove 6, 7 Terminal electrode 8, 9 Bottom electrode 10 Cover coat

Claims (7)

平面視で長方形にした絶縁基板と,この絶縁基板の上面にその長方形の長手方向に延びるように形成した抵抗膜と,前記絶縁基板の上面に形成した一対の上面電極と,前記絶縁基板において互いに平行な二つの側面の各々に前記上面電極に電気的に接続するように形成した一対の端子電極とから成るチップ抵抗器において,
前記各上面電極のうち一方の上面電極が,前記絶縁基板の長方形における二つの長辺側面のうち一方の長辺側面に隣接してこの一方の長辺側面に沿って延びる第1部分と,前記絶縁基板の長方形における二つの短辺側面のうち一方の短辺側面に隣接してこの一方の短辺側面に沿って延びる第2部分とから成るように平面視でL字状に形成され,前記各上面電極のうち他方の上面電極が,前記絶縁基板の長方形における二つの長辺側面のうち他方の長辺側面に隣接してこの他方の長辺側面に沿って延びる第1部分と,前記絶縁基板の長方形における二つの短辺側面のうち他方の短辺側面に隣接してこの他方の短辺側面に沿って延びる第2部分とから成るように平面視でL字状に形成されている一方,前記抵抗膜の両端が,前記一方の上面電極における第2部分と前記他方の上面電極における第2部分とに電気的に接続され,更に,前記各端子電極のうち一方の端子電極が,前記絶縁基板における一方の長手側面に,前記一方の上面電極における第1部分に電気的に接続するように形成され,前記各端子電極のうち他方の端子電極が,前記絶縁基板における他方の長手側面に,前記他方の上面電極における第1部分に電気的に接続するように形成されていることを特徴とするチップ抵抗器。
An insulating substrate having a rectangular shape in plan view, a resistance film formed on the upper surface of the insulating substrate so as to extend in the longitudinal direction of the rectangle, a pair of upper surface electrodes formed on the upper surface of the insulating substrate, and the insulating substrate A chip resistor comprising a pair of terminal electrodes formed on each of two parallel side surfaces so as to be electrically connected to the upper surface electrode;
A first portion of each of the upper surface electrodes, the first portion extending along one of the long side surfaces adjacent to one of the two long side surfaces of the rectangle of the insulating substrate; The rectangular shape of the insulating substrate is formed in an L shape in plan view so as to comprise a second portion extending along one short side surface adjacent to one short side surface of the two short side surfaces, The first upper electrode of each of the upper surface electrodes is adjacent to the other long side surface of the two long side surfaces of the rectangle of the insulating substrate and extends along the other long side surface; One of the two short side surfaces in the rectangle of the substrate is formed in an L shape in plan view so as to be composed of a second portion extending along the other short side surface adjacent to the other short side surface. , Both ends of the resistive film are connected to the one upper surface electrode. And the second portion of the other upper surface electrode is electrically connected to the second portion, and one terminal electrode of the terminal electrodes is disposed on one longitudinal side surface of the insulating substrate on the one upper surface. It is formed so as to be electrically connected to the first portion of the electrode, and the other terminal electrode of the terminal electrodes is electrically connected to the other longitudinal side surface of the insulating substrate and to the first portion of the other upper surface electrode. A chip resistor formed to be connected to the chip resistor.
前記請求項1の記載において,前記抵抗膜のうち前記一方の上面電極における第2部分に接続される一端と前記他方の上面電極における第2部分に接続される他端との間の部分が,つづら折りに形成されていることを特徴とするチップ抵抗器。   In the description of claim 1, a portion between one end of the resistive film connected to the second portion of the one upper electrode and the other end connected to the second portion of the other upper electrode is: A chip resistor that is formed in a zigzag fold. 前記請求項2の記載において,前記抵抗膜のうち前記一方の上面電極における第2部分に接続される一端及び前記他方の上面電極における第2部分に接続される他端の各々が,細幅部に形成されていることを特徴とするチップ抵抗器。   3. The narrowed portion according to claim 2, wherein one end connected to the second portion of the one upper surface electrode and the other end connected to the second portion of the other upper surface electrode of the resistance film are each a narrow portion. A chip resistor, characterized in that it is formed. 前記請求項3の記載において,前記抵抗膜の一端及び他端における細幅部に,前記各上面電極における第2部分と同じ方向に延びてこれと重なり接続するようにした延長部を一体に備えていることを特徴とするチップ抵抗器。   4. The extension part according to claim 3, wherein the extension part extending in the same direction as the second part of each upper surface electrode is overlapped with the narrow part at one end and the other end of the resistance film. Chip resistor characterized by the above. 前記請求項1〜4のいずれかの記載において,前記各上面電極のうちいずれか一方又は両方の第1部分における前記長辺側面に沿った長さ寸法が,前記長辺側面における長さ寸法より短くされ,この短くした部分に,前記抵抗膜に対するトリミング溝が設けられていることを特徴とするチップ抵抗器。   In any one of Claims 1-4, the length dimension along the said long side surface in the 1st part of either one or both of each said upper surface electrode is longer than the length dimension in the said long side surface. A chip resistor which is shortened and is provided with a trimming groove for the resistance film in the shortened portion. 平面視で長方形にした絶縁基板の上面に抵抗膜をその長方形の長手方向に延びるように形成する工程と,前記絶縁基板の上面に一対の上面電極を形成する工程と,前記絶縁基板において互いに平行な二つの側面の各々に端子電極を形成する工程とを備えて成るチップ抵抗器の製造方法において,
前記各上面電極を形成する工程が,当該各上面電極のうち一方の上面電極を,前記絶縁基板の長方形における二つの長辺側面のうち一方の長辺側面に隣接してこの一方の長辺側面に沿って延びる第1部分と,前記絶縁基板の長方形における二つの短辺側面のうち一方の短辺側面に隣接してこの一方の短辺側面に沿って延びる第2部分とから成るように平面視でL字状にして形成し,当該各上面電極のうち他方の上面電極を,前記絶縁基板の長方形における二つの長辺側面のうち他方の長辺側面に隣接してこの他方の長辺側面に沿って延びる第1部分と,前記絶縁基板の長方形における二つの短辺側面のうち他方の短辺側面に隣接してこの他方の短辺側面に沿って延びる第2部分とから成るように平面視でL字状にして形成する工程であり,
前記抵抗膜を形成する工程が,その両端を前記各上面電極における第2部分に対して電気的に接続するように形成する工程であり,
前記各端子電極を形成する工程が,当該各端子電極のうち一方の端子電極を前記一方の上面電極における第1部分に,他方の端子電極の前記他方の上面電極における第1部分に電気的に接続するように形成する工程であることを特徴とするチップ抵抗器の製造方法。
A step of forming a resistive film on the upper surface of the insulating substrate that is rectangular in plan view so as to extend in the longitudinal direction of the rectangle, a step of forming a pair of upper surface electrodes on the upper surface of the insulating substrate, and a parallel to each other in the insulating substrate Forming a terminal electrode on each of the two side surfaces, and a method of manufacturing a chip resistor comprising:
The step of forming each upper surface electrode includes the step of forming one upper surface electrode of each of the upper surface electrodes adjacent to one long side surface of the two long side surfaces of the rectangle of the insulating substrate. And a second portion extending along one short side surface adjacent to one short side surface of the two short side surfaces in the rectangle of the insulating substrate. The other upper side electrode is formed adjacent to the other long side surface of the two long side surfaces in the rectangle of the insulating substrate. And a second portion extending along the other short side surface adjacent to the other short side surface of the two short side surfaces of the rectangle of the insulating substrate. It is a process of forming an L shape visually.
The step of forming the resistive film is a step of forming both ends of the resistive film so as to be electrically connected to the second portion of each upper surface electrode;
The step of forming each terminal electrode includes electrically connecting one of the terminal electrodes to the first portion of the one upper surface electrode and the first portion of the other upper electrode of the other terminal electrode. A method of manufacturing a chip resistor, characterized by being a step of forming so as to be connected.
前記請求項6の記載において,前記各上面電極を形成する工程が,当該各上面電極のうちいずれか一方又は両方の第1部分における前記長辺側面に沿った長さ寸法を,前記長辺側面における長さ寸法より短くして形成する工程であり,
前記各端子電極を形成する工程の前に,前記抵抗膜のうち平面視においてその外側に前記第1部分がない部分にトリミング溝を刻設する工程を備えていることを特徴とするチップ抵抗器の製造方法。
7. The method according to claim 6, wherein the step of forming each of the upper surface electrodes includes a length dimension along the long side surface in the first part of either one or both of the upper surface electrodes. This is a process of forming shorter than the length dimension in
A chip resistor comprising a step of forming a trimming groove in a portion of the resistive film that does not have the first portion in plan view before the step of forming the terminal electrodes. Manufacturing method.
JP2005298502A 2005-10-13 2005-10-13 Chip resistor and manufacturing method thereof Active JP4812390B2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2005298502A JP4812390B2 (en) 2005-10-13 2005-10-13 Chip resistor and manufacturing method thereof
EP06811508A EP1950771A1 (en) 2005-10-13 2006-10-10 Chip resistor and its manufacturing method
US12/083,448 US7940158B2 (en) 2005-10-13 2006-10-10 Chip resistor and its manufacturing method
PCT/JP2006/320195 WO2007043516A1 (en) 2005-10-13 2006-10-10 Chip resistor and its manufacturing method
TW095137603A TW200731297A (en) 2005-10-13 2006-10-12 Chip resistor and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005298502A JP4812390B2 (en) 2005-10-13 2005-10-13 Chip resistor and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2007109846A true JP2007109846A (en) 2007-04-26
JP4812390B2 JP4812390B2 (en) 2011-11-09

Family

ID=38035480

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005298502A Active JP4812390B2 (en) 2005-10-13 2005-10-13 Chip resistor and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP4812390B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009016513A (en) * 2007-07-04 2009-01-22 Taiyosha Electric Co Ltd Chip resistor

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54142564A (en) * 1978-04-27 1979-11-06 Nippon Electric Co Method of producing thin film resistance
JPH10189306A (en) * 1998-01-26 1998-07-21 Hokuriku Electric Ind Co Ltd Chip resistor
JP2000216001A (en) * 1999-01-26 2000-08-04 Matsushita Electric Ind Co Ltd Rectangular chip resistor
JP2001338801A (en) * 2000-05-30 2001-12-07 Matsushita Electric Ind Co Ltd Resistor and its manufacturing method
JP2002075704A (en) * 2000-09-05 2002-03-15 Taiyosha Electric Co Ltd Chip resistor
JP2002203702A (en) * 2000-12-28 2002-07-19 Taiyosha Electric Co Ltd Chip resistor unit
JP2005150567A (en) * 2003-11-19 2005-06-09 Rohm Co Ltd Resistor
JP2005244059A (en) * 2004-02-27 2005-09-08 Rohm Co Ltd Chip resistor and its production process
JP2006019694A (en) * 2004-06-03 2006-01-19 Taiyosha Electric Co Ltd Chip resistor

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54142564A (en) * 1978-04-27 1979-11-06 Nippon Electric Co Method of producing thin film resistance
JPH10189306A (en) * 1998-01-26 1998-07-21 Hokuriku Electric Ind Co Ltd Chip resistor
JP2000216001A (en) * 1999-01-26 2000-08-04 Matsushita Electric Ind Co Ltd Rectangular chip resistor
JP2001338801A (en) * 2000-05-30 2001-12-07 Matsushita Electric Ind Co Ltd Resistor and its manufacturing method
JP2002075704A (en) * 2000-09-05 2002-03-15 Taiyosha Electric Co Ltd Chip resistor
JP2002203702A (en) * 2000-12-28 2002-07-19 Taiyosha Electric Co Ltd Chip resistor unit
JP2005150567A (en) * 2003-11-19 2005-06-09 Rohm Co Ltd Resistor
JP2005244059A (en) * 2004-02-27 2005-09-08 Rohm Co Ltd Chip resistor and its production process
JP2006019694A (en) * 2004-06-03 2006-01-19 Taiyosha Electric Co Ltd Chip resistor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009016513A (en) * 2007-07-04 2009-01-22 Taiyosha Electric Co Ltd Chip resistor

Also Published As

Publication number Publication date
JP4812390B2 (en) 2011-11-09

Similar Documents

Publication Publication Date Title
JP4358664B2 (en) Chip resistor and manufacturing method thereof
JP4641229B2 (en) Chip resistor
JP6822947B2 (en) Square chip resistor and its manufacturing method
US7907046B2 (en) Chip resistor and method for producing the same
US7733211B2 (en) Chip resistor and its manufacturing process
JP4057462B2 (en) Chip resistor and manufacturing method thereof
US7940158B2 (en) Chip resistor and its manufacturing method
KR20060002939A (en) Chip resistor and method for manufacturing same
JP3993852B2 (en) Thermistor with symmetrical structure
US7049928B2 (en) Resistor and method of manufacturing the same
JP2007005373A (en) Chip resistor and manufacturing method thereof
TWI316723B (en)
JP5096672B2 (en) Chip resistor and manufacturing method thereof
JP2007036012A (en) Chip resistor for large electric power
JP4812390B2 (en) Chip resistor and manufacturing method thereof
JP3948701B2 (en) Chip resistor
JP5141502B2 (en) Chip metal plate resistor and manufacturing method thereof
JP4875327B2 (en) Manufacturing method of chip resistor
JP2017228701A (en) Chip resistor and mounting structure of the same
JP3978419B2 (en) Chip resistor
JP2005093717A (en) Chip resistor and its manufacturing method
JP4735324B2 (en) Chip type thermistor
JP5166685B2 (en) Chip resistor and its manufacturing method
JP2001155903A (en) Electronic parts
JP6599759B2 (en) Chip resistor

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080526

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101027

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101222

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110727

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110823

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4812390

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140902

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250