JP2006522406A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006522406A5 JP2006522406A5 JP2006507967A JP2006507967A JP2006522406A5 JP 2006522406 A5 JP2006522406 A5 JP 2006522406A5 JP 2006507967 A JP2006507967 A JP 2006507967A JP 2006507967 A JP2006507967 A JP 2006507967A JP 2006522406 A5 JP2006522406 A5 JP 2006522406A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- data flow
- node
- hardware components
- nodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000006870 function Effects 0.000 claims description 52
- 238000000034 method Methods 0.000 claims description 50
- 238000010304 firing Methods 0.000 claims description 36
- 230000015654 memory Effects 0.000 claims description 30
- 238000012546 transfer Methods 0.000 claims description 14
- 238000004590 computer program Methods 0.000 claims description 9
- 238000003860 storage Methods 0.000 claims description 4
- 238000012545 processing Methods 0.000 description 31
- 238000013461 design Methods 0.000 description 24
- 230000000694 effects Effects 0.000 description 20
- 238000004422 calculation algorithm Methods 0.000 description 12
- 230000003068 static effect Effects 0.000 description 12
- 230000008901 benefit Effects 0.000 description 8
- 230000004913 activation Effects 0.000 description 7
- 239000000872 buffer Substances 0.000 description 7
- 238000004364 calculation method Methods 0.000 description 6
- 238000004549 pulsed laser deposition Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000004891 communication Methods 0.000 description 5
- 230000001934 delay Effects 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 230000003139 buffering effect Effects 0.000 description 4
- 238000010276 construction Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000005206 flow analysis Methods 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 3
- 230000011664 signaling Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000013479 data entry Methods 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 239000012464 large buffer Substances 0.000 description 1
- 239000003550 marker Substances 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE0300742A SE0300742D0 (sv) | 2003-03-17 | 2003-03-17 | Data Flow Machine |
| PCT/SE2004/000394 WO2004084086A1 (en) | 2003-03-17 | 2004-03-17 | Data flow machine |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006522406A JP2006522406A (ja) | 2006-09-28 |
| JP2006522406A5 true JP2006522406A5 (enExample) | 2007-05-17 |
Family
ID=20290710
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006507967A Pending JP2006522406A (ja) | 2003-03-17 | 2004-03-17 | データ・フロー・マシン |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20060101237A1 (enExample) |
| EP (1) | EP1609078B1 (enExample) |
| JP (1) | JP2006522406A (enExample) |
| CN (1) | CN1781092A (enExample) |
| SE (1) | SE0300742D0 (enExample) |
| WO (1) | WO2004084086A1 (enExample) |
Families Citing this family (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7571303B2 (en) * | 2002-10-16 | 2009-08-04 | Akya (Holdings) Limited | Reconfigurable integrated circuit |
| US7769569B2 (en) | 2004-09-02 | 2010-08-03 | Logiccon Design Automation Ltd. | Method and system for designing a structural level description of an electronic circuit |
| CN101179516B (zh) * | 2006-11-10 | 2010-06-09 | 北京航空航天大学 | 基于有向图的数据分发方法 |
| US9733914B2 (en) * | 2009-06-01 | 2017-08-15 | National Instruments Corporation | Loop parallelization analyzer for data flow programs |
| US8510709B2 (en) * | 2009-06-01 | 2013-08-13 | National Instruments Corporation | Graphical indicator which specifies parallelization of iterative program code in a graphical data flow program |
| US9152668B1 (en) * | 2010-01-29 | 2015-10-06 | Asana, Inc. | Asynchronous computation batching |
| US10157060B2 (en) | 2011-12-29 | 2018-12-18 | Intel Corporation | Method, device and system for control signaling in a data path module of a data stream processing engine |
| US10331583B2 (en) | 2013-09-26 | 2019-06-25 | Intel Corporation | Executing distributed memory operations using processing elements connected by distributed channels |
| CN110149801A (zh) * | 2015-05-05 | 2019-08-20 | 华为技术有限公司 | 用于在处理系统中进行数据流图转换的系统和方法 |
| CN106155755B (zh) * | 2015-06-03 | 2020-06-23 | 上海红神信息技术有限公司 | 程序编译方法和程序编译器 |
| US10572376B2 (en) | 2016-12-30 | 2020-02-25 | Intel Corporation | Memory ordering in acceleration hardware |
| US10558575B2 (en) | 2016-12-30 | 2020-02-11 | Intel Corporation | Processors, methods, and systems with a configurable spatial accelerator |
| US10515049B1 (en) | 2017-07-01 | 2019-12-24 | Intel Corporation | Memory circuits and methods for distributed memory hazard detection and error recovery |
| US10515046B2 (en) | 2017-07-01 | 2019-12-24 | Intel Corporation | Processors, methods, and systems with a configurable spatial accelerator |
| US10469397B2 (en) | 2017-07-01 | 2019-11-05 | Intel Corporation | Processors and methods with configurable network-based dataflow operator circuits |
| US11086816B2 (en) | 2017-09-28 | 2021-08-10 | Intel Corporation | Processors, methods, and systems for debugging a configurable spatial accelerator |
| US10496574B2 (en) | 2017-09-28 | 2019-12-03 | Intel Corporation | Processors, methods, and systems for a memory fence in a configurable spatial accelerator |
| US10564980B2 (en) * | 2018-04-03 | 2020-02-18 | Intel Corporation | Apparatus, methods, and systems for conditional queues in a configurable spatial accelerator |
| US11307873B2 (en) | 2018-04-03 | 2022-04-19 | Intel Corporation | Apparatus, methods, and systems for unstructured data flow in a configurable spatial accelerator with predicate propagation and merging |
| US10891240B2 (en) | 2018-06-30 | 2021-01-12 | Intel Corporation | Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator |
| US11200186B2 (en) | 2018-06-30 | 2021-12-14 | Intel Corporation | Apparatuses, methods, and systems for operations in a configurable spatial accelerator |
| US10853073B2 (en) | 2018-06-30 | 2020-12-01 | Intel Corporation | Apparatuses, methods, and systems for conditional operations in a configurable spatial accelerator |
| US10678724B1 (en) | 2018-12-29 | 2020-06-09 | Intel Corporation | Apparatuses, methods, and systems for in-network storage in a configurable spatial accelerator |
| WO2020168474A1 (zh) * | 2019-02-20 | 2020-08-27 | 深圳大学 | 提升数据流机运行效率的方法、装置、设备及存储介质 |
| FR3093208B1 (fr) | 2019-02-27 | 2021-12-03 | Commissariat Energie Atomique | Procédé de validation d’un système flots de données |
| US10965536B2 (en) | 2019-03-30 | 2021-03-30 | Intel Corporation | Methods and apparatus to insert buffers in a dataflow graph |
| US10915471B2 (en) | 2019-03-30 | 2021-02-09 | Intel Corporation | Apparatuses, methods, and systems for memory interface circuit allocation in a configurable spatial accelerator |
| US11029927B2 (en) | 2019-03-30 | 2021-06-08 | Intel Corporation | Methods and apparatus to detect and annotate backedges in a dataflow graph |
| US10817291B2 (en) | 2019-03-30 | 2020-10-27 | Intel Corporation | Apparatuses, methods, and systems for swizzle operations in a configurable spatial accelerator |
| US11037050B2 (en) | 2019-06-29 | 2021-06-15 | Intel Corporation | Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator |
| US11907713B2 (en) | 2019-12-28 | 2024-02-20 | Intel Corporation | Apparatuses, methods, and systems for fused operations using sign modification in a processing element of a configurable spatial accelerator |
| WO2021211911A1 (en) * | 2020-04-16 | 2021-10-21 | Blackswan Technologies Inc. | Artificial intelligence cloud operating system |
| US12086080B2 (en) | 2020-09-26 | 2024-09-10 | Intel Corporation | Apparatuses, methods, and systems for a configurable accelerator having dataflow execution circuits |
| US20250077244A1 (en) * | 2023-08-30 | 2025-03-06 | Intel Corporation | Device, method and system to support a synchronous data flow with an identification of an executable task |
Family Cites Families (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0632056B2 (ja) * | 1985-05-31 | 1994-04-27 | 松下電器産業株式会社 | デ−タ処理装置 |
| JPS61276032A (ja) * | 1985-05-31 | 1986-12-06 | Matsushita Electric Ind Co Ltd | 情報処理装置 |
| US5021947A (en) * | 1986-03-31 | 1991-06-04 | Hughes Aircraft Company | Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processing |
| US4814978A (en) * | 1986-07-15 | 1989-03-21 | Dataflow Computer Corporation | Dataflow processing element, multiprocessor, and processes |
| US4972315A (en) * | 1987-03-10 | 1990-11-20 | Mitsubishi Denki Kabushiki Kaisha | Data flow machine |
| JPH03500461A (ja) * | 1988-07-22 | 1991-01-31 | アメリカ合衆国 | データ駆動式計算用のデータ流れ装置 |
| US5680318A (en) * | 1990-12-21 | 1997-10-21 | Synopsys Inc. | Synthesizer for generating a logic network using a hardware independent description |
| US5666296A (en) * | 1991-12-31 | 1997-09-09 | Texas Instruments Incorporated | Method and means for translating a data-dependent program to a data flow graph with conditional expression |
| US5491640A (en) * | 1992-05-01 | 1996-02-13 | Vlsi Technology, Inc. | Method and apparatus for synthesizing datapaths for integrated circuit design and fabrication |
| US5297073A (en) * | 1992-08-19 | 1994-03-22 | Nec Electronics, Inc. | Integer divide using shift and subtract |
| JP3706397B2 (ja) * | 1994-06-06 | 2005-10-12 | シャープ株式会社 | データ駆動型情報処理装置 |
| JPH08101861A (ja) * | 1994-09-30 | 1996-04-16 | Toshiba Corp | 論理回路合成装置 |
| US6077315A (en) * | 1995-04-17 | 2000-06-20 | Ricoh Company Ltd. | Compiling system and method for partially reconfigurable computing |
| US5764951A (en) * | 1995-05-12 | 1998-06-09 | Synopsys, Inc. | Methods for automatically pipelining loops |
| US5854929A (en) * | 1996-03-08 | 1998-12-29 | Interuniversitair Micro-Elektronica Centrum (Imec Vzw) | Method of generating code for programmable processors, code generator and application thereof |
| US5838583A (en) * | 1996-04-12 | 1998-11-17 | Cadence Design Systems, Inc. | Optimized placement and routing of datapaths |
| US5974411A (en) * | 1997-02-18 | 1999-10-26 | Sand Technology Systems International, Inc. | N-way processing of bit strings in a dataflow architecture |
| US6606588B1 (en) * | 1997-03-14 | 2003-08-12 | Interuniversitair Micro-Elecktronica Centrum (Imec Vzw) | Design apparatus and a method for generating an implementable description of a digital system |
| US5966534A (en) * | 1997-06-27 | 1999-10-12 | Cooke; Laurence H. | Method for compiling high level programming languages into an integrated processor with reconfigurable logic |
| JP3850531B2 (ja) * | 1997-10-21 | 2006-11-29 | 株式会社東芝 | 再構成可能な回路の設計装置、及び再構成可能な回路装置 |
| US6075935A (en) * | 1997-12-01 | 2000-06-13 | Improv Systems, Inc. | Method of generating application specific integrated circuits using a programmable hardware architecture |
| RU2148857C1 (ru) * | 1998-02-20 | 2000-05-10 | Бурцев Всеволод Сергеевич | Вычислительная система |
| US6145073A (en) * | 1998-10-16 | 2000-11-07 | Quintessence Architectures, Inc. | Data flow integrated circuit architecture |
| US6625797B1 (en) * | 2000-02-10 | 2003-09-23 | Xilinx, Inc. | Means and method for compiling high level software languages into algorithmically equivalent hardware representations |
| JP3722351B2 (ja) * | 2000-02-18 | 2005-11-30 | シャープ株式会社 | 高位合成方法およびその実施に使用される記録媒体 |
| JP3796390B2 (ja) * | 2000-04-27 | 2006-07-12 | シャープ株式会社 | データ駆動型情報処理装置 |
| KR100345009B1 (ko) * | 2000-08-14 | 2002-07-20 | 주식회사 에이디칩스 | 비동기식 제어부의 생성 방법 |
| US20020178432A1 (en) * | 2000-08-17 | 2002-11-28 | Hyungwon Kim | Method and system for synthesizing a circuit representation into a new circuit representation having greater unateness |
| JP2002123563A (ja) * | 2000-10-13 | 2002-04-26 | Nec Corp | コンパイル方法および合成装置ならびに記録媒体 |
| AU2002347870A1 (en) * | 2001-10-11 | 2003-04-22 | California Institute Of Technology | Method and system for compiling circuit designs |
| JP4082653B2 (ja) * | 2001-11-15 | 2008-04-30 | 松下電器産業株式会社 | 高位合成方法および高位合成装置 |
| US20050235173A1 (en) * | 2002-06-03 | 2005-10-20 | Koninklijke Philips Electronics N.V. | Reconfigurable integrated circuit |
| US7065665B2 (en) * | 2002-10-02 | 2006-06-20 | International Business Machines Corporation | Interlocked synchronous pipeline clock gating |
| US6983456B2 (en) * | 2002-10-31 | 2006-01-03 | Src Computers, Inc. | Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms |
| US8281297B2 (en) * | 2003-02-05 | 2012-10-02 | Arizona Board Of Regents | Reconfigurable processing |
| JP2009512089A (ja) * | 2005-10-18 | 2009-03-19 | マイトリオニクス エービー | データフローマシンにおけるデッドロックを回避するための方法 |
-
2003
- 2003-03-17 SE SE0300742A patent/SE0300742D0/xx unknown
-
2004
- 2004-03-17 EP EP04721412.7A patent/EP1609078B1/en not_active Expired - Lifetime
- 2004-03-17 JP JP2006507967A patent/JP2006522406A/ja active Pending
- 2004-03-17 CN CNA2004800113714A patent/CN1781092A/zh active Pending
- 2004-03-17 WO PCT/SE2004/000394 patent/WO2004084086A1/en not_active Ceased
-
2005
- 2005-09-16 US US11/227,997 patent/US20060101237A1/en not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1609078B1 (en) | Data flow machine | |
| JP2006522406A5 (enExample) | ||
| US12236220B2 (en) | Flow control for reconfigurable processors | |
| Benini et al. | Network-on-chip architectures and design methods | |
| JP4391935B2 (ja) | 散在しているプロセッサと通信要素を備える処理システム | |
| Coussy et al. | Gaut: A high-level synthesis tool for dsp applications: From c algorithm to rtl architecture | |
| Butts et al. | A structural object programming model, architecture, chip and tools for reconfigurable computing | |
| US7409533B2 (en) | Asynchronous communication among hardware object nodes in IC with receive and send ports protocol registers using temporary register bypass select for validity information | |
| JP2016526220A (ja) | プログラム可能な最適化を有するメモリネットワークプロセッサ | |
| CN103324511A (zh) | 配置可编程设备的方法、可编程设备及机器可读存储介质 | |
| US20090119484A1 (en) | Method and Apparatus for Implementing Digital Logic Circuitry | |
| Bergmann et al. | QUKU: a dual-layer reconfigurable architecture | |
| Cortadella et al. | RTL synthesis: From logic synthesis to automatic pipelining | |
| Cortadella et al. | Elastic systems | |
| Rodionov et al. | Fine-grained interconnect synthesis | |
| US7496869B1 (en) | Method and apparatus for implementing a program language description of a circuit design for an integrated circuit | |
| Ravi et al. | TNT: A modular approach to traversing physically heterogeneous NOCs at bare-wire latency | |
| Davis | Synthesizing asynchronous circuits: Practice and experience | |
| Kashani et al. | A 475 MHz Manycore FPGA Accelerator for RTL Simulation | |
| Sunketa et al. | OpenFPGA-NoC: Automated Fabric and Bitstream Generation for NoC-based FPGAs | |
| Horak | A high-throughput, low-power asynchronous mesh-of-trees interconnection network for the explicit multi-threading (xmt) parallel architecture | |
| Fiorentino | Architectural Exploration of KeyRing Self-Timed Processors | |
| Dérutin et al. | Design of a scalable network of communicating soft processors on FPGA | |
| Melchert | The Design and Verification of Compilers for Domain-Specific Reconfigurable Accelerators | |
| Kelly et al. | Design and modelling of a high performance differential bipolar self-timed microprocessor |